- 您现在的位置：买卖IC网 > PDF目录69028 > MC68HC05G1B (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 PDF资料下载
参数资料
| 型号： | MC68HC05G1B |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
| 封装： | SDIP-56 |
| 文件页数： | 54/124页 |
| 文件大小： | 732K |
| 代理商： | MC68HC05G1B |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页当前第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页
MC68HC05G1
MOTOROLA
5-1
INTERRUPTS
5
INTERRUPTS
5.1
Introduction
The MC68HC05G1 is capable of handling eight types of interrupt, seven hardware and one
software. The interrupt mask bit (“I” bit in the Condition Code Register), if set, blocks all interrupts
except the software interrupt, SWI. Interrupts such as Timer, RTC, and SPI have several ags
which will cause the interrupt. Interrupt ags are found in “read only” status registers, while their
enables are in associated control registers. They are never mixed in the same register. If the
enable bit is “0”, it blocks the interrupt from occurring but does not inhibit the ag from being set.
A reset clears all enable bits. The general sequence for clearing an interrupt is a software
sequence of reading the status register while the ag is set followed by a read or write of an
associated register (except RTC, IRQ, INT1 and INT2). When any of these interrupts occur, and
if enabled, normal processing is suspended at the end of the current instruction execution. The
state of the machine is pushed onto the stack (see Figure 5-1 for stacking order) and the
appropriate vector points to the starting address of the interrupt service routine (see Table 5-1).
Also, the interrupt mask bit in the Condition Code register is set. This masks further interrupts. At
the completion of the service routine, the software normally contains an RTI instruction which,
when executed, restores the machine state and continues executing the interrupted program.
Figure 5-2 and Figure 5-3 shows the program ow for hardware interrupts.
Note:
The interrupt mask bit (I bit) will be cleared if and only if the corresponding bit stored
on the stack is zero.
TPG
33
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HC705JB2DW | 8-BIT, OTPROM, 3 MHz, MICROCONTROLLER, PDSO20 |
| MC68HC705JB2P | 8-BIT, OTPROM, 3 MHz, MICROCONTROLLER, PDIP20 |
| MC68HC705JB4P | 8-BIT, OTPROM, 3 MHz, MICROCONTROLLER, PDIP28 |
| MC68HC705K1CDW | 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PDSO16 |
| MC68HC705K1CP | 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PDIP16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC05J1 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:HCMOS MICROCONTROLLER UNIT |
| MC68HC05J1A | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05J1ACDW | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05J1ACP | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05J1ADW | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
发布紧急采购，3分钟左右您将得到回复。