参数资料
型号: MC68HC05SB7
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28
封装: MO-150, SSOP-28
文件页数: 103/170页
文件大小: 2161K
代理商: MC68HC05SB7
GENERAL RELEASE SPECIFICATION
August 27, 1998
MOTOROLA
INTERRUPTS
MC68HC05SB7
4-8
REV 2.1
read of the TSR with the TOF ag bit set; and then followed by an access to the
LSB of the timer registers (TMRL) or by reset. The TOIE enable bit is unaffected
by reset.
4.7
SM-BUS INTERRUPT
There is one SM-Bus interrupt ag that causes SM-Bus interrupt whenever it is
set and enabled. The interrupt ags is in the SM-Bus Status Register (SMSR) and
the enable bit is in SM-Bus Control Register (SMCR). SM-Bus interrupt can wake
up MCU from WAIT mode.
4.8
ANALOG INTERRUPTS
The analog subsystem can generate the following interrupts:
Voltage on positive input of comparator is greater than the voltage on the
negative input of comparator.
Trigger of the input capture interrupt from the programmable Timer as
described in Section 4.6 above.
Setting the I bit in the condition code register disables analog subsystem inter-
rupts. The controls for these interrupts are in the analog subsystem control regis-
ter (ACR) located at $001D and the status bits are in the analog subsystem status
register (ASR) located at $001E.
4.8.1 Comparator Input Match Interrupt
A comparator input match interrupt occurs if the compare ag bit (CPF) in the
ASR becomes set while the comparator interrupt enable bit (CPIE) in the ACR is
also set. Reset clears these bits.
4.8.2 Input Capture Interrupt
The analog subsystem can also generate an input capture interrupt through the
programmable Timer. The input capture can be triggered when there is a match in
the input conditions for the voltage comparator. If comparator sets the CPF ag bit
in the ASR and the input capture enable (ICEN) in the ACR is set then an input
capture will be performed by the programmable Timer. If the ICIE enable bit in the
TCR is also set then an input compare interrupt will occur. Reset clears these bits.
NOTE
In order for the analog subsystem to generate an interrupt using the input capture
function of the programmable Timer the ICEN enable bit in the ACR and the ICIE
enable bit in the TCR must both be set.
4.9
CURRENT DETECT INTERRUPT
The Current Sense Amplier circuit can be congured to generate an interrupt
once it detects a current passing through the current sensing resistor.
相关PDF资料
PDF描述
MC68HC705SB7 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO28
MC68HC05SU3AB 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP42
MC68HC05T2P 8-BIT, MROM, MICROCONTROLLER, PDIP40
MC68HC08AS32CFN 8-BIT, EEPROM, 8.4 MHz, MICROCONTROLLER, PQCC52
MC68HC08AS32VFN 8-BIT, EEPROM, 8.4 MHz, MICROCONTROLLER, PQCC52
相关代理商/技术参数
参数描述
MC68HC05SC24 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Secure 8-bit microcomputer with EEPROM
MC68HC05SR3 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcontroller Units
MC68HC05SU3A 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Fully static chip design featuring the industry standard 8-bit M68HC05 core
MC68HC05T16 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit
MC68HC05V12 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontreller Unit