参数资料
型号: MC68HC05SB7
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28
封装: MO-150, SSOP-28
文件页数: 99/170页
文件大小: 2161K
代理商: MC68HC05SB7
GENERAL RELEASE SPECIFICATION
August 27, 1998
MOTOROLA
INTERRUPTS
MC68HC05SB7
4-4
REV 2.1
4.3
SOFTWARE INTERRUPT
The software interrupt (SWI) instruction causes a nonmaskable interrupt.
4.4
EXTERNAL INTERRUPT
The IRQ/VPP pin is the source that generates external interrupt. Setting the I bit in
the condition code register or clearing the IRQE bit in the interrupt status and con-
trol register disables this external interrupt.
4.4.1 IRQ/VPP Pin
An interrupt signal on the IRQ/VPP pin latches an external interrupt request. To
help clean up slow edges, the input from the IRQ/VPP pin is processed by a
Schmitt trigger gate. When the CPU completes its current instruction, it tests the
IRQ latch. If the IRQ latch is set, the CPU then tests the I bit in the condition code
register and the IRQE bit in the IRQ status and control register (ISCR). If the I bit
is clear and the IRQE bit is set, then the CPU begins the interrupt sequence. The
CPU clears the IRQ latch while it fetches the interrupt vector, so that another
external interrupt request can be latched during the interrupt service routine. As
soon as the I bit is cleared during the return from interrupt, the CPU can recognize
the new interrupt request. Figure 4-3 shows the logic for external interrupts.
NOTE
If the IRQ/VPP pin is not in use, it should be connected to the VDD pin.
The IRQ/VPP pin can be negative edge-triggered only or negative edge- and low-
level-triggered. External interrupt sensitivity is programmed with the LEVEL bit.
With the edge- and level-sensitive trigger option, a falling edge or a low level on
the IRQ/VPP pin latches an external interrupt request. The edge- and level-sensi-
tive trigger option allows connection to the IRQ/VPP pin of multiple wired-OR inter-
rupt sources. As long as any source is holding the IRQ/VPP low, an external
interrupt request is present, and the CPU continues to execute the interrupt ser-
vice routine.
With the edge-sensitive-only trigger option, a falling edge on the IRQ/VPP pin
latches an external interrupt request. A subsequent interrupt request can be
latched only after the voltage level on the IRQ/VPP pin returns to a logic one and
then falls again to logic zero.
相关PDF资料
PDF描述
MC68HC705SB7 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO28
MC68HC05SU3AB 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP42
MC68HC05T2P 8-BIT, MROM, MICROCONTROLLER, PDIP40
MC68HC08AS32CFN 8-BIT, EEPROM, 8.4 MHz, MICROCONTROLLER, PQCC52
MC68HC08AS32VFN 8-BIT, EEPROM, 8.4 MHz, MICROCONTROLLER, PQCC52
相关代理商/技术参数
参数描述
MC68HC05SC24 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Secure 8-bit microcomputer with EEPROM
MC68HC05SR3 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcontroller Units
MC68HC05SU3A 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Fully static chip design featuring the industry standard 8-bit M68HC05 core
MC68HC05T16 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit
MC68HC05V12 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontreller Unit