- 您现在的位置：买卖IC网 > PDF目录98012 > MC68HC05SB7 (FREESCALE SEMICONDUCTOR INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28 PDF资料下载
参数资料
| 型号： | MC68HC05SB7 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
| 封装： | MO-150, SSOP-28 |
| 文件页数： | 163/170页 |
| 文件大小： | 2161K |
| 代理商： | MC68HC05SB7 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页当前第163页第164页第165页第166页第167页第168页第169页第170页
GENERAL RELEASE SPECIFICATION
August 27, 1998
MOTOROLA
SM-BUS
MC68HC05SB7
12-14
REV 2.1
12.6.5 Generation of a Repeated START Signal
If at the end of data transfer the master still wants to communicate on the bus, it
can generate another START signal followed by another slave address without
rst generating a STOP signal. A program example is shown below.
RESTART
BCLR
5,SMCR
; ANOTHER START (RESTART) IS
BSET
5,SMCR
; GENERATED BY THESE TWO
; CONSEQUENCE INSTRUCTION
LDA
#CALLING
; GET THE CALLING ADDRESS
STA
SMDR
; TRANSMIT THE CALLING ADDRESS
12.6.6 Slave Mode
In the slave service routine, the master addressed as slave bit (SMAAS) should
be tested to see if a calling of its own address has just been received. If SMAAS is
set, software should set the transmit/receive mode select bit (SMTX bit of SMCR)
according to the R/W-command bit (SRW). Writing to the SMCR clears the
SMAAS automatically. A data transfer may then be initiated by writing information
to SMDR or dummy reading from SMDR.
In the slave transmitter routine, the received acknowledge bit (RXAK) must be
tested before transmitting the next byte of data. If RXAK is set, indicating an “end
of data” signal from the master receiver, then it must switch from transmitter mode
to receiver mode by software and a dummy read must follow to release the SCL
line so that the master can generate a stop signal.
12.6.7 Arbitration Lost
If more than one master want to acquire the bus simultaneously, only one master
wins and the others lost arbitration. The arbitration lost devices immediately switch
to slave receive mode by hardware. Their data output to the SDA line is stopped,
but internal transmitting clock still run until the end of the byte transmitting. An
interrupt occurs when this dummy “byte” transmitting is accomplished with
SMAL=1 and SMSTA = 0. If one master attempt to start transmission while the
bus is being engaged by another master, the hardware will inhibit the transmis-
sion; switch the SMSTA bit from 1 to 0 without generating STOP condition; gener-
ate an interrupt to CPU and set the SMAL to indicate that the attempt to engage
the bus is failed. Consideration of these cases, the slave service routine should
test the SMAL rst, software should clear the SMAL bit if it is set.
12.7
OPERATION DURING WAIT MODE
During WAIT mode the SM-Bus block is idle. If in slave mode it will wake up on
receiving a valid start condition. If the interrupt is enabled the CPU will come out
of WAIT mode after the end of a byte transmission.
12.8
OPERATION DURING STOP MODE
In Stop Mode the SM-Bus is disabled.
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HC705SB7 | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC05SU3AB | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP42 |
| MC68HC05T2P | 8-BIT, MROM, MICROCONTROLLER, PDIP40 |
| MC68HC08AS32CFN | 8-BIT, EEPROM, 8.4 MHz, MICROCONTROLLER, PQCC52 |
| MC68HC08AS32VFN | 8-BIT, EEPROM, 8.4 MHz, MICROCONTROLLER, PQCC52 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC05SC24 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Secure 8-bit microcomputer with EEPROM |
| MC68HC05SR3 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcontroller Units |
| MC68HC05SU3A | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Fully static chip design featuring the industry standard 8-bit M68HC05 core |
| MC68HC05T16 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit |
| MC68HC05V12 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontreller Unit |
发布紧急采购，3分钟左右您将得到回复。