- 您现在的位置：买卖IC网 > PDF目录69028 > MC68HC05T16B (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 PDF资料下载
参数资料
| 型号： | MC68HC05T16B |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
| 封装： | PLASTIC, SDIP-56 |
| 文件页数： | 106/128页 |
| 文件大小： | 734K |
| 代理商： | MC68HC05T16B |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页当前第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页
MC68HC05T16
MOTOROLA
9-9
ON-SCREEN DISPLAY
9
Figure 9-4 and Figure 9-5 illustrate the timing signals of R, G, B, I, FBKG, and HTONE as a
function of control bits BGEN, RiBE, and FBKGCi, using the 5th line (line 4) of a 12x16 dot matrix
as an example. All output signals assume positive polarity.
Figure 9-4 illustrates the timing of output signals for characters with and without bordering effect.
Figure 9-5 illustrates the output signal timing for characters with background enabled, yet with
opposite FBKGCi bit setting. Note that both RiBE and FBKGCi are row features. Hence, the two
adjacent dot matrices in both gures are drawn for demonstration purposes only, they do not imply
that users can congure OSD display in such a manner that one character has FBKGCi bit set and
the next character in the same row has FBKGCi bit cleared. Note that ‘HTONE’ has exactly the
same waveform as ‘Background R,G,B, or I’. Output signal timing diagram similar to Figure 9-5 for
the case where character bordering is enabled can be derived in very similar fashion. The only
difference is that ‘FBKG’ will be on and ‘HTONE’ will be off where a bordering dot exists. Other
output signal timings remain the same.
RiVP6 to RiVP0 - Row i Vertical Position
For single scan mode:
Vertical position = RiVPx setting x 4
For double scan mode:
Vertical position = RiVPx setting x 4 x 2
Each RiVP6-RiVP0 step shifts the vertical position of row i by 4 horizontal display lines. For single
scan mode, the shift is (RiVP6-RiVP0)x4 horizontal lines. For double scan mode, the shift is
((RiVP6-RiVP0)x4) x 2 horizontal lines. The calculation of shift is a function of scan mode, not
character size selection. Hence, care should be taken when choosing vertical position for a
particular row that locates after a row which has character size other than the basic 12x16 or
16x16 setting. For example, assuming single scan mode, if row X has 4Hx4V character size and
vertical position of $40 while row Y has basic character size of 1Hx1V and vertical position of $48,
then row X will be displayed from the 256th (64x4) line to the 287th line, which covers only the rst
32 lines of the supposed 64-line row X display, and row Y will be displayed from the 288th (72x4)
line to 303th line without any missing lines.
The reference point of shift is the leading edge of vertical yback input signal, VFLBK. As a result
of this vertical start position granularity, there are a total of 262.5/4 row positions in a full
screen.
In Figure 9-6(a), row (i+1) and row i partially overlaps. Since the vertical position of row (i+1) is
lower than row i, row (i+1) will be partially covered by row i. New symbols may be generated when
rows are partially overlapped.
In Figure 9-6(b), row (j+1) is completely covered by row j. As result, only row j is visible.
Note that in cases where the character size of the blocked row is bigger than that of the blocking
row, once the blocked row has been blocked, it will never be displayed again even after the
blocking row display has been terminated. For example, assume the character size of row (i+1) is
4Hx4V and that of row i is 1Hx1V, and the difference in vertical position between them is 4
horizontal lines only. After the rst four lines of row (i+1) have been displayed, row i display will
commence and continue for the next sixteen lines, blocking off row (i+1) display for these sixteen
lines. After row i display has been terminated, there are still (64-4-16)=44 lines of row (i+1) display
TPG
77
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HC705V8CFU | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC705V8B | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
| MC68HC705V8FN | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC68 |
| MC68HC705V8CFN | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC68 |
| MC68HC705X4CDW | 8-BIT, OTPROM, 2.2 MHz, MICROCONTROLLER, PDSO28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC05V12 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontreller Unit |
| MC68HC05V12CFN | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05X16 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit |
| MC68HC05X32 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit |
| MC68HC05X4 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
发布紧急采购，3分钟左右您将得到回复。