- 您现在的位置：买卖IC网 > PDF目录69028 > MC68HC05T16B (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 PDF资料下载
参数资料
| 型号： | MC68HC05T16B |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
| 封装： | PLASTIC, SDIP-56 |
| 文件页数： | 72/128页 |
| 文件大小： | 734K |
| 代理商： | MC68HC05T16B |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页当前第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页
MOTOROLA
5-6
MC68HC05T16
TIMERS
5
When IEDG is set, a positive-going edge on the TCAP pin will trigger a transfer of the free-running
counter value to the input capture registers. When clear, a negative-going edge triggers the
transfer.
5.1.5
Timer Status Register (TSR)
The Timer Status register contains the status bits for the above four interrupt conditions - ICF,
OC0F, OC1F, TOF.
Accessing the timer status register satises the rst condition required to clear the status bits. The
remaining step is to access the register corresponding to the status bit.
ICF - Input Capture Flag
1 (set)
–
A valid input capture has occurred.
0 (clear) –
No input capture has occurred.
This bit is set when the selected polarity of edge is detected by the input capture edge detector;
an input capture interrupt will be generated, if ICIE is set, ICF is cleared by reading the TSR and
then the Input Capture Low register ($13)
OC0F - Output Compare 0 Flag
1 (set)
–
A valid output compare has occurred on output compare 0 register.
0 (clear) –
No output compare has occurred on output compare 0 register.
OC0F will be set when its output compare 0 register contents match that of the free-running
counter; an output compare interrupt will be generated, if OC0IE is set. OC0F is cleared by
reading the TSR and then the Output Compare 0 Low register ($15).
OC1F - Output Compare 1 Flag
1 (set)
–
A valid output compare has occurred on output compare 1 register.
0 (clear) –
No output compare has occurred on output compare 1 register.
OC0F will be set when its output compare 1 register contents match that of the free-running
counter; an output compare interrupt will be generated, if OC1IE is set. OC1F is cleared by
reading the TSR and then the Output Compare 1 Low register ($17).
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
$11
ICF
OC0F
OC1F
TOF
TCAPS
0000 u000
TPG
46
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HC705V8CFU | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC705V8B | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
| MC68HC705V8FN | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC68 |
| MC68HC705V8CFN | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC68 |
| MC68HC705X4CDW | 8-BIT, OTPROM, 2.2 MHz, MICROCONTROLLER, PDSO28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HC05V12 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontreller Unit |
| MC68HC05V12CFN | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05X16 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit |
| MC68HC05X32 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit |
| MC68HC05X4 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
发布紧急采购，3分钟左右您将得到回复。