参数资料
型号: MC68HC05T16B
厂商: MOTOROLA INC
元件分类: 微控制器/微处理器
英文描述: 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56
封装: PLASTIC, SDIP-56
文件页数: 83/128页
文件大小: 734K
代理商: MC68HC05T16B
MOTOROLA
6-4
MC68HC05T16
M-BUS SERIAL INTERFACE
6
6.2.3
Data Transfer
Once a successful slave addressing is achieved, the data transfer can proceed byte by byte in a
direction specied by the R/W bit sent by the calling master.
Each data byte is 8 bits long. Data can be changed only when SCL is low and must be held stable
when SCL is high as shown in Figure 6-2. One clock pulse is for one bit of data transfer, MSB is
transferred rst. Each data byte has to be followed by an acknowledge bit. Hence, one complete
data byte transfer requires 9 clock pulses.
If the slave receiver does not acknowledge the master, the SDA line should be left high by the
slave, the master can then generate a STOP signal to abort the data transfer or a START signal
(repeated START) to commence a new calling.
If the master receiver does not acknowledge the slave transmitter after one byte transmission, it
means an “end of data” to the slave. The slave shall release the SDA line for the master to
generate STOP or START signal.
6.2.4
Repeated START Signal
As shown in Figure 6-2, a repeated START signal is to generate a START signal without rst
generating a STOP signal to terminate the communication. This is used by the master to
communicate with another slave or with the same slave in a different mode (transmit/receive
mode) without releasing the bus.
6.2.5
STOP Signal
The master can terminate the communication by generating a STOP signal to free the bus.
However, the master may generate a START signal followed by a calling command without
generating a STOP signal rst. This is called repeat START. A STOP signal is dened as a low to
high transition of SDA while SCL is at a logical high; See Figure 6-2.
6.2.6
Arbitration Procedure
This interface circuit is a true multi-master system which allows more than one master to be
connected. If two or more masters try to control the bus at the same time, a clock synchronization
procedure determines the bus clock. The clock low period is equal to the longest clock low period
among the masters; and the clock high period is the shortest among the masters. A data
arbitration procedure determines the priority. A master will lose arbitration if it transmits a logic “1”
while the others transmit logic “0”, the losing master will immediately switch over to slave receive
mode and stops its data and clock outputs. The transition from master to slave mode will not
generate a STOP condition. Meanwhile, a software bit will be set by hardware to indicate loss of
arbitration.
TPG
56
相关PDF资料
PDF描述
MC68HC705V8CFU 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQFP64
MC68HC705V8B 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP56
MC68HC705V8FN 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC68
MC68HC705V8CFN 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC68
MC68HC705X4CDW 8-BIT, OTPROM, 2.2 MHz, MICROCONTROLLER, PDSO28
相关代理商/技术参数
参数描述
MC68HC05V12 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontreller Unit
MC68HC05V12CFN 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:General Release Specification
MC68HC05X16 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit
MC68HC05X32 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit
MC68HC05X4 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit