- 您现在的位置：买卖IC网 > PDF目录4005 > MC68MH360VR25L (Freescale Semiconductor)IC MPU QUICC 25MHZ 357-PBGA PDF资料下载
参数资料
| 型号： | MC68MH360VR25L |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 124/158页 |
| 文件大小： | 0K |
| 描述： | IC MPU QUICC 25MHZ 357-PBGA |
| 标准包装： | 44 |
| 系列： | M683xx |
| 处理器类型： | M683xx 32-位 |
| 速度： | 25MHz |
| 电压： | 5V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 357-BBGA |
| 供应商设备封装： | 357-PBGA（25x25） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页当前第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页
QMC Supplement
3
IDL
Idle
0 = No IDL event has occurred.
1 = The channel’s receiver has identied the rst occurrence of HDLC idle (FFFE) after any
non-idle pattern.
IDL interrupts are not generated in transparent mode.
4
Reserved
5–9
Channel
Number
This 5-bit eld identies the requesting logical channel index (0–31).
10
MRF
Maximum receive frame length violation—This interrupt occurs in HDLC mode when more
than MFLR number bytes are received. As soon as MFLR is exceeded, this interrupt is
generated and the remainder of the frame is discarded. At this point the receive buffer is not
closed and the reception process continues. The receive buffer is closed upon detecting a
ag. The length eld written to this buffer descriptor is the entire number of bytes received
between the two ags.
MRF interrupts are not generated in transparent mode.
Note: The MRF interrupt is generated directly when the MFLR value is a multiple of 4 bytes.
The checking of this is done on a long-word boundary whenever the SDMA transfers 32 bits to
memory. If MFLR is not aligned to 4x bytes, this interrupt may be 1- to 3-byte timings late for
this channel. In any case, the violation can be checked to any number of bytes. The last entry
in the data buffer is always a full long word.
11
UN
Tx no data
0 = No UN event has occurred.
1 = There is no valid data to send to the transmitter. The transmitter sends an abort indication
consisting of 16 consecutive 1’s and then sends idles or ags according to the protocol and
the channel mode register setting. This error occurs when a transmit channel has no data
buffer ready for a multibuffer transmission already in progress. Transmission of a frame is a
continuous bitstream without gaps or interruption. When a buffer is not ready in the middle
of this sequence, it is an error situation. This can be viewed as channel underrun. The
transmitter for this channel is stopped. See Section 6.3, “Restarting the Transmitter,” for
recovery information.
12
RXF
Rx frame
0 = No RXF event has occurred.
1 = A complete HDLC frame is received. Data is stored in external memory and the buffer
descriptor is updated. If during frame reception an abort sequence of at least seven 1’s is
detected, the buffer is closed and both RXB and RXF are reported along with the AB in the
buffer descriptor.
As a result of end-of-frame, the global frame counter GRFCNT is decremented for interrupt
generation. This counter is decremented on RXF only, regardless if the RXF was caused by
correct closing or due to an error.
RXF interrupts are not generated in transparent mode.
13
BSY
Busy
0 = No BSY event has occurred.
1 = A frame was received but was discarded due to lack of buffers. This can be viewed as
channel overrun. After a busy condition, the receiver for this channel is disabled and no
more data is transferred to memory. Receiver restart is described in Section 6.4,
“Restarting the Receiver.”
Table 4-2. Interrupt Table Entry Field Descriptions (Continued)
Field
Name
Description
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料 |
PDF描述 |
|---|---|
| MC68MH360CVR25L | IC MPU QUICC 25MHZ 357-PBGA |
| HMC40DTEI | CONN EDGECARD 80POS .100 EYELET |
| FMC50DRAS-S734 | CONN EDGECARD 100PS .100 R/A SLD |
| EMC40DTEF | CONN EDGECARD 80POS .100 EYELET |
| AMM22DREI | CONN EDGECARD 44POS .156 EYELET |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68MH360VR25LR2 | 功能描述:微处理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MC68MH360VR25VL | 功能描述:微处理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MC68MH360VR33L | 功能描述:微处理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MC68MH360VR33LR2 | 功能描述:微处理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MC68MH360ZP25L | 功能描述:IC MPU 32BIT QUICC 357-PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA（25x25） 包装:托盘 |
发布紧急采购，3分钟左右您将得到回复。