收藏本站
参数资料
型号： MC68MH360VR25L
厂商： Freescale Semiconductor
文件页数： 38/158页
文件大小： 0K
描述： IC MPU QUICC 25MHZ 357-PBGA
标准包装： 44
系列： M683xx
处理器类型： M683xx 32-位
速度： 25MHz
电压： 5V
安装类型： 表面贴装
封装/外壳： 357-BBGA
供应商设备封装： 357-PBGA（25x25）
包装： 托盘
QMC Supplement
Therefore, a 50-MHz MPC860MH will be needed to run 64 channels of HDLC on
one device.
B.2 860MH-Related Questions
Q: Is Ethernet only available on SCC1 for both 860EN and 860MH?
A: Ethernet is available on any channel. We recommend it on SCC1 due to its larger
FIFO.
Q: How is 64-channel QMC implemented on the 50-MHz 860MH? What is the serial
speed of the TDM channels?
A: Use two SCCs running 32-channel QMC protocol. Each channel is assumed to be
64-Kbps, like a normal time slot on a T1/E1 line, giving an aggregate rate of 4 Mbps
(that is, twice the E1 rate).
Q: Does running transparent-mode processing on the QMC channels decrease the load
on the CPM?
A: CPM loading in transparent mode is not signicantly different from the loading in
HDLC mode; therefore, performance will be the same.
Q: How many channelized T1/E1 ports does the 860MH support? (where E1 is thirty-
two 64-Kbps channels and T1 is 24 channels)
A: With respect to running multiple channels of HDLC, the major limitation of the
current 860MH is clock frequency. A 25-MHz part can run only 32 HDLC channels,
while a 50-MHz part can run 64 channels. At this point, however, the size of the
dual-ported RAM limits the number of HDLC channels to 64.
The MPC860 also has just two time slot assigners. Therefore, it can directly
terminate at most two T1s or E1s.
Q: How is the 860MH congured to support more than 32 channels.
A: The QMC protocol for the 860MH can be used to support more than 32 HDLC
channels in three ways:
In one method, use shared transmit/receive channel routing on one SCC to run
the QMC protocol linking the maximum of 64 time slots of a single multiplexed
line to 64 separate logical channels.
In another method, run the QMC protocol on two separate SCCs, each with its
own set of parameters. With this method, two separate E1s can be routed to the
two separate SCCs. It is not possible, however, to share channels from both E1s
at random between the SCCs. (One E1 will map to the 32 logical channels of one
SCC.)
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料
PDF描述
MC68MH360CVR25L IC MPU QUICC 25MHZ 357-PBGA
HMC40DTEI CONN EDGECARD 80POS .100 EYELET
FMC50DRAS-S734 CONN EDGECARD 100PS .100 R/A SLD
EMC40DTEF CONN EDGECARD 80POS .100 EYELET
AMM22DREI CONN EDGECARD 44POS .156 EYELET
相关代理商/技术参数
参数描述
MC68MH360VR25LR2 功能描述:微处理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC68MH360VR25VL 功能描述:微处理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC68MH360VR33L 功能描述:微处理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC68MH360VR33LR2 功能描述:微处理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC68MH360ZP25L 功能描述:IC MPU 32BIT QUICC 357-PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA（25x25） 包装:托盘
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*