参数资料
型号: MC68MH360VR25L
厂商: Freescale Semiconductor
文件页数: 39/158页
文件大小: 0K
描述: IC MPU QUICC 25MHZ 357-PBGA
标准包装: 44
系列: M683xx
处理器类型: M683xx 32-位
速度: 25MHz
电压: 5V
安装类型: 表面贴装
封装/外壳: 357-BBGA
供应商设备封装: 357-PBGA(25x25)
包装: 托盘
Appendix B. Frequently-Asked Questions
A hybrid approach runs a single line of up to 64 multiplexed time slots to two
separate SCCs, each with its own set of parameters. Normally this would route
32 time slots to each SCC. This would have the benet of doubling your effective
FIFO depth, allowing greater system design exibility.
Q: My understanding is that the MH360 could not support the SS-7 microcode. Is this
also true of the 860MH?
A: The 860MH will not support SS-7 over the multiplexed (QMC) channels. If SS-7 is
to be run, it must be run over its own dedicated SCC. However, by using the time
slot assigner, the trafc from this SCC could be routed over the same E1 or T1 as the
other multiplexed HDLC channels.
For example, one channel of an E1 could be routed to an SCC running SS-7, and the
other 31 channels to an SCC running QMC. Thus, the number of SS-7 channels
allowed is limited to the number of SCCs (that is, at most 4).
Q: What is the CPM’s maximum CPU bus utilization when running two 2-Mbps QMC
channels?
A: For 64 channels (two E1 lines), two 2-Mbps full duplex means 8 Mbps of aggregate
trafc. Factoring in a large margin for buffer descriptor accesses bumps this 8 Mbps
up to 10 Mbps. The 10 Mbps of trafc translates to 0.3 megatransfers of 32 bits each
requiring only 1.5 MHz out of a 50-MHz bus (assuming a 5 wait-state memory). A
similar calculation for Ethernet would account for higher data trafc and fewer
descriptor accesses.
Q: Is the 860MH pin compatible with the 860DH?
A: Yes, it is pin compatible.
Q: Are BISYNC and Centronics still removed from the 860MH as they are with the
MH360?
A: No, Centronics and Bisync are both supported on the 860MH.
Q: How is time slot 0 identied on an SCC? Is an external sync required?
A: The TSA identies time slot 0. A sync pulse must be provided to the TSA at the
beginning of a frame.
Q: What does the larger dual-ported RAM on the 860MH provide?
A: The larger dual-ported RAM means that up to 64 QMC channels may be supported.
It also provides more buffer descriptor area needed for the higher serial performance
at higher speeds.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料
PDF描述
MC68MH360CVR25L IC MPU QUICC 25MHZ 357-PBGA
HMC40DTEI CONN EDGECARD 80POS .100 EYELET
FMC50DRAS-S734 CONN EDGECARD 100PS .100 R/A SLD
EMC40DTEF CONN EDGECARD 80POS .100 EYELET
AMM22DREI CONN EDGECARD 44POS .156 EYELET
相关代理商/技术参数
参数描述
MC68MH360VR25LR2 功能描述:微处理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC68MH360VR25VL 功能描述:微处理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC68MH360VR33L 功能描述:微处理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC68MH360VR33LR2 功能描述:微处理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC68MH360ZP25L 功能描述:IC MPU 32BIT QUICC 357-PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA(25x25) 包装:托盘