收藏本站
参数资料
型号： MC705JP7CPE
厂商： Freescale Semiconductor
文件页数： 95/164页
文件大小： 0K
描述： IC MCU 8BIT 224 BYTES RAM 28PDIP
标准包装： 13
系列： HC05
核心处理器： HC05
芯体尺寸： 8-位
速度： 2.1MHz
连通性： SIO
外围设备： POR，温度传感器，WDT
输入/输出数： 22
程序存储器容量： 6KB（6K x 8）
程序存储器类型： OTP
RAM 容量： 224 x 8
电压 - 电源 (Vcc/Vdd)： 2.7 V ~ 5.5 V
数据转换器： A/D 4x12b
振荡器型： 内部
工作温度： -40°C ~ 85°C
封装/外壳： 28-DIP（0.600"，15.24mm）
包装： 管件
Interrupts
MC68HC705JJ7 MC68HC705JP7 Advance Information Data Sheet, Rev. 4.1
36
Freescale Semiconductor
4.4 Software Interrupt
The software interrupt (SWI) instruction causes a non-maskable interrupt.
4.5 External Interrupts
These sources can generate external interrupts:
IRQ/VPP pin
PA3–PA0 pins
Setting the I bit in the condition code register or clearing the IRQE bit in the interrupt status and control
register disables these external interrupts.
4.5.1 IRQ/VPP Pin
An interrupt signal on the IRQ/VPP pin latches an external interrupt request. To help clean up slow edges,
the input from the IRQ/VPP pin is processed by a Schmitt trigger gate. When the CPU completes its
current instruction, it tests the IRQ latch. If the IRQ latch is set, the CPU then tests the I bit in the condition
code register and the IRQE bit in the IRQ status and control register (ISCR). If the I bit is clear and the
IRQE bit is set, then the CPU begins the interrupt sequence. The CPU clears the IRQ latch while it fetches
the interrupt vector, so that another external interrupt request can be latched during the interrupt service
routine. As soon as the I bit is cleared during the return from interrupt, the CPU can recognize the new
interrupt request. Figure 4-3 shows the logic for external interrupts.
NOTE
If the IRQ/VPP pin is not in use, it should be connected to the VDD pin.
The IRQ/VPP pin can be negative edge-triggered only or negative edge- and low level-triggered. External
interrupt sensitivity is programmed with the LEVEL bit in the mask option register (MOR).
With the edge- and level-sensitive trigger MOR option, a falling edge or a low level on the IRQ/VPP pin
latches an external interrupt request. The edge- and level-sensitive trigger MOR option allows connection
to the IRQ/VPP pin of multiple wired-OR interrupt sources. As long as any source is holding the IRQ low,
an external interrupt request is present, and the CPU continues to execute the interrupt service routine.
With the edge-sensitive-only trigger option, a falling edge on the IRQ/VPP pin latches an external interrupt
request. A subsequent interrupt request can be latched only after the voltage level on the IRQ/VPP pin
returns to a logic 1 and then falls again to logic 0.
NOTE
The response of the IRQ/VPP pin can be affected if the external interrupt
capability of the PA0 through PA3 pins is enabled. If the port A pins are
enabled as external interrupts, then any high level on a PA0–PA3 pin will
cause the IRQ changes and state to be ignored until all of the PA0–PA3
pins have returned to a low level.
相关PDF资料
PDF描述
S912XEG128J2MAA MCU 16BIT 128K FLASH 16K 80QFP
MC9S12XD64MAA IC MCU 16BIT 64K FLASH 80-QFP
MC56F8322VFAER2 IC HYBRID CTRLR 16BIT 48-LQFP
MCF5207CVM166J IC MCU 32BIT RISC 144-MAPBGA
MC68908GZ16MFJE IC MCU 8BIT 16K FLASH 32-LQFP
相关代理商/技术参数
参数描述
MC705JP7CPE 制造商:Freescale Semiconductor 功能描述:IC 8BIT MCU 68HC05 2.1MHZ DIP-28
MC705K1CP 制造商:Motorola Inc 功能描述:16 PIN DIP INTEGRATED CIRCUIT
MC705L16CFUE 功能描述:8位微控制器 -MCU 8B MCU W/ EPROM RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
MC705P6ACDWE 功能描述:8位微控制器 -MCU MCU 176 BYTES RAM A/D RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
MC705P6ACDWE 制造商:Freescale Semiconductor 功能描述:8-Bit Microcontroller IC
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*