- 您现在的位置：买卖IC网 > PDF目录67996 > ML60851CTB (LAPIS SEMICONDUCTOR CO LTD) UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 PDF资料下载
参数资料
| 型号： | ML60851CTB |
| 厂商： | LAPIS SEMICONDUCTOR CO LTD |
| 元件分类： | 总线控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| 封装： | 10 X 10 MM, 0.80 MM PITCH, PLASTIC, TQFP-44 |
| 文件页数： | 10/68页 |
| 文件大小： | 442K |
| 代理商： | ML60851CTB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
PEDL60851C-02
1Semiconductor
ML60851C
17/67
EP1 Receive Packet Ready Bit (D1)
This bit can be read by the local MCU. Further, this bit can be set to “0” by writing “1” to the D1 bit.
The conditions of asserting and deasserting this bit are the following. EP1 has a two-layer FIFO, and even the
packet ready bits are present independently for layer A and layer B. The switching between these two layers is
done automatically by the ML60851C.
Bit name
Asserting condition
Action when asserted
EP1 Receive packet ready (D1)
When an error-free packet is
received in either layer A or layer B.
The local MCU can read the
EP1RXFIFO. EP1 is locked when
both layer A and layer B have
received a packet data.
Bit name
Deasserting condition
Action when deasserted
EP1 Receive packet ready (D1)
When the local MCU resets (writes a
“1”) in the bits of both layer A and
layer B.
Reception is possible in EP1 when at
least one of the bits of layer A and
layer B has been reset.
See the explanation of the operation of the two-layer FIFO given in the Section on ‘Functional Description’.
EP2 Receive Packet Ready Bit (D2)
This bit can be read by the local MCU. Further, this bit can be set to “0” by writing “1” to the D2 bit.
The conditions of asserting and deasserting this bit are the following.
Bit name
Asserting condition
Action when asserted
EP2 Receive packet ready (D2)
When an error-free packet is
received.
EP2 is locked.
Bit name
Deasserting condition
Action when deasserted
EP2 Receive packet ready (D2)
When the local MCU resets (writes a
“1” in) this bit.
Data reception is possible in EP2.
EP0 Transmit Packet Ready Bit (D4)
This bit can be read by the local MCU. Further, this bit can be set to “1” by writing “1” to the D4 bit.
The conditions of asserting and deasserting this bit are the following.
Bit name
Asserting condition
Action when asserted
EP0 Transmit packet ready (D4)
When the local MCU sets this bit.
Data transmission is possible from
EP0.
Bit name
Deasserting condition
Action when deasserted
EP0 Transmit packet ready (D4)
1. When an ACK is received from the
host computer in response to the
data transmission from EP0.
2. When a setup packet is received.
EP0 is locked. In other words, an
NAK is returned automatically when
an IN token is received from the host
computer.
相关PDF资料 |
PDF描述 |
|---|---|
| ML60851CGA | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| ML60851DGA | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| ML60851DTB | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| ML610Q340-XXXMB | 8-BIT, FLASH, 4.2 MHz, RISC MICROCONTROLLER, PDSO30 |
| ML610340-XXXMB | 8-BIT, MROM, 4.2 MHz, RISC MICROCONTROLLER, PDSO30 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ML60851D | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
| ML60851E | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
| ML60851EGA | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
| ML60851ETB | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
| ML60852 | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
发布紧急采购，3分钟左右您将得到回复。