- 您现在的位置：买卖IC网 > PDF目录67996 > ML60851CTB (LAPIS SEMICONDUCTOR CO LTD) UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 PDF资料下载
参数资料
| 型号： | ML60851CTB |
| 厂商： | LAPIS SEMICONDUCTOR CO LTD |
| 元件分类： | 总线控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| 封装： | 10 X 10 MM, 0.80 MM PITCH, PLASTIC, TQFP-44 |
| 文件页数： | 25/68页 |
| 文件大小： | 442K |
| 代理商： | ML60851CTB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
PEDL60851C-02
1Semiconductor
ML60851C
30/67
DMA Control Register (DMACON)
Read address
DDh
Write address
5Dh
D7
D6
D5
D4
D3
D2
D1
D0
After a hardware reset
000
0000
0
After a bus reset
The previous value is retained
Definition
0
Note 1: In the 16-bit mode, the upper byte of the leading word is 00h.
Note 2: The allocation is made in the little-endian sequence of the upper byte followed by the LSB. In
other words, the lower byte corresponds to AD0 to AD7 and the MSB corresponds to D8 to D15.
In the 16-bit mode, when the packet size is an odd number of bytes, the upper byte of the last
word is 00h.
Note 3: Make sure that all bits other than D7, that is, bits D4 to D0, are set completely during initialization
(at the latest, before the token packet for EP1 arrives) and are not modified thereafter.
When wanting to temporarily halt the DMA transfer in the middle, write a “1” in D7. When the
transfer is restarted by writing a “0” in D7, it is possible to restart the transfer from the byte (or
word) next to the one a the time the transfer was halted.
Note 4: The bits D6 and D5 are fixed at “0”. Even if a “1” is written in them, it will be invalid.
DMA Enable
0 = DMA Inhibited
1 = DMA Transfer of EP1 is
enabled
DMA Address Mode
0 = Single address mode
1 = Dual address mode
Byte Count
0 = The byte count is not inserted.
1 = The byte count data is inserted in the
leading byte or the leading word of the
transfer data. (Note 1)
DMA Transfer Data Width
0 = Byte wide (8 bits)
1 = Word wide (16 bits) (Note 2)
DMA Transfer Mode
0 = Single transfer mode
1 = Demand transfer mode
Halting DMA Transfer
0 = Normal operation
1 = The DREQ pin is deasserted.
相关PDF资料 |
PDF描述 |
|---|---|
| ML60851CGA | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| ML60851DGA | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| ML60851DTB | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| ML610Q340-XXXMB | 8-BIT, FLASH, 4.2 MHz, RISC MICROCONTROLLER, PDSO30 |
| ML610340-XXXMB | 8-BIT, MROM, 4.2 MHz, RISC MICROCONTROLLER, PDSO30 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ML60851D | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
| ML60851E | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
| ML60851EGA | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
| ML60851ETB | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
| ML60852 | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
发布紧急采购，3分钟左右您将得到回复。