- 您现在的位置：买卖IC网 > PDF目录67997 > MPC5606SCMG6 (FREESCALE SEMICONDUCTOR INC) 32-BIT, FLASH, 64 MHz, MICROCONTROLLER, PBGA208 PDF资料下载
参数资料
| 型号： | MPC5606SCMG6 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, FLASH, 64 MHz, MICROCONTROLLER, PBGA208 |
| 封装： | 17 X 17 MM, 1 MM PITCH, MAPBGA-208 |
| 文件页数： | 2/134页 |
| 文件大小： | 890K |
| 代理商： | MPC5606SCMG6 |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页
MPC560xS Microcontroller Data Sheet, Rev. 5
Preliminary—Subject to Change Without Notice
Overview
Freescale Semiconductor
10
load/store unit contains a dedicated effective address adder to allow effective address generation to be optimized. Also, a
load-to-use dependency does not incur any pipeline bubbles for most cases.
The Condition Register unit supports the condition register (CR) and condition register operations defined by the
Power Architecture. The condition register consists of eight 4-bit fields that reflect the results of certain operations, such as
move, integer and floating-point compare, arithmetic, and logical instructions, and provide a mechanism for testing and
branching.
Vectored and autovectored interrupts are supported. Hardware vectored interrupt support is provided to allow multiple interrupt
sources to have unique interrupt handlers invoked with no software overhead.
The CPU includes support for Variable Length Encoding (VLE) instruction enhancements. This allows the Power Architecture
instruction set to be represented by a modified instruction set made up from a mixture of 16-bit and 32-bit instructions. This
results in a significantly smaller code size footprint without affecting performance noticeably.
The CPU core is enhanced by an additional interrupt source—Non Maskable Interrupt. This interrupt source is routed directly
from package pins, via edge detection logic in the SIU to the CPU, bypassing the Interrupt Controller completely. Once the edge
detection logic is programmed, it can not be disabled, except by reset. The Non Maskable Interrupt is, as the name suggests,
completely un-maskable and when asserted will always result in the immediate execution of the respective interrupt service
routine. The Non maskable interrupt is not guaranteed to be recoverable.
The CPU core has an additional ‘Wait for Interrupt’ instruction that is used in conjunction with low power STOP mode. When
Low Power Stop mode is selected, this instruction is executed to allow the system clock to be stopped. An external interrupt
source or the system wake-up timer is used to restart the system clock and allow the CPU to service the interrupt.
Additional features include:
Load/store unit
— 1-cycle load latency
— Misaligned access support
— No load-to-use pipeline bubbles
Thirty-two 32-bit general purpose registers (GPRs)
Separate instruction bus and load/store bus Harvard architecture
Reservation instructions for implementing read-modify-write constructs
Multi-cycle divide (divw) and load multiple (lmw) store multiple (smw) multiple class instructions, can be interrupted
to prevent increases in interrupt latency
Extensive system development support through Nexus debug port
1.6.3
Crossbar switch (XBAR)
The XBAR multi-port crossbar switch supports simultaneous connections between four master ports and four slave ports. The
crossbar supports a 32-bit address bus width and a 32-bit data bus width.
The crossbar allows four concurrent transactions to occur from any master port to any slave port but one of those transfers must
be an instruction fetch from internal flash. If a slave port is simultaneously requested by more than one master port, arbitration
logic selects the higher priority master and grants it ownership of the slave port. All other masters requesting that slave port are
stalled until the higher priority master completes its transactions. Requesting masters having equal priority are granted access
to a slave port in round-robin fashion, based upon the ID of the last master to be granted access.
The crossbar provides the following features:
4 master ports:
— e200z0h core instruction port
— e200z0h core complex load/store data port
— eDMA controller
— Display control unit
Because
of
an
order
from
the
United
States
International
Trade
Commission,
BGA-packaged
product
lines
and
part
numbers
indicated
here
currently
are
not
available
from
Freescale
for
import
or
sale
in
the
United
States
prior
to
September
2010:
MPC5606S
products
in
208
MAPBGA
packages
相关PDF资料 |
PDF描述 |
|---|---|
| MPC602AFUXXEX | RISC PROCESSOR, PQFP144 |
| MPC602AFUXXCX | RISC PROCESSOR, PQFP144 |
| MPC603PRX166LX | 32-BIT, 166 MHz, RISC PROCESSOR, CBGA255 |
| MPC603PRX180LX | 32-BIT, 180 MHz, RISC PROCESSOR, CBGA255 |
| MPC603PFE166LX | 32-BIT, 166 MHz, RISC PROCESSOR, CQFP240 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC5606S-DEMO-V2 | 功能描述:开发板和工具包 - 其他处理器 EVB MPC5606S RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压: |
| MPC5607B | 制造商:Freescale Semiconductor 功能描述: |
| MPC5607B_13 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:MicrocontrollerData Sheet |
| MPC5607BECLLR | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5607BECLQR | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller |
发布紧急采购，3分钟左右您将得到回复。