
MOTOROLA
Chapter 25. IEEE 1149.1-Compliant Interface (JTAG)
25-29
IEEE 1149.1 Test Access Port
1.Bi-state outputs (Pin Function = O) such as mdo_2, and mdo_3, are incorporated with general I/O pads hard-wired to
keep output enable always on in system mode. The JTAG Control cell, indicated by the next lower bsdl bit in the
chain, is configured as an “internal” only cell to be held at a “1” value (always driving out) during JTAG testing.
2. Some input-only cells made with generic I/O pads are configured with “internal” control cells to keep them always in
input mode, such as epee, b0epee, and input pins that may be attached to analog references. Other input-only cells
are configured as bidirectional for JTAG testing, to give the board-level ATPG tools the flexability to use the pad as
an input or output, depending on the network of other devices that the pin is connected too. If it is desired to restrict
these pins to only act as receivers during JTAG mode, then these JTAG bsdl entries can be converted as shown in
the example below:
3. This description allows ATPG tools to use a pin as a driver or receiver:
4. A modification to restrict ATPG tools to use a functional input-only pin as an input receiver only:.
407
BC_2
*
controlr
0
408
BC_7
BB_B_VF2_IWP3
bidir
0
407
0
Z
IO
26v
409
BC_2
*
controlr
0
410
BC_7
SGPIOC7_IRQOUT_B_LWP0
bidir
0
409
0
Z
IO
26v
411
BC_2
*
controlr
0
412
BC_7
IRQ1_B_RSV_B_SGPIOC1
bidir
0
411
0
Z
IO
26v5vs
413
BC_2
*
controlr
0
414
BC_7
IRQ0_B_SGPIOC0_MDO4
bidir
0
413
0
Z
IO
26v5vs
415
BC_2
*
controlr
0
416
BC_7
IRQ2_B_CR_B_SGPIOC2_|
MDO5_MTS_B
bidir
0
415
0
Z
IO
26v
417
BC_2
*
controlr
0
418
BC_7
IRQ4_B_AT2_SGPIOC4
bidir
0
417
0
Z
IO
26v5vs
419
BC_2
*
controlr
0
420
BC_7
IRQ3_B_KR_B_RETRY_B_
SGPIOC3
bidir
0
419
0
Z
IO
26v5vs
421
BC_2
*
internal
1
422
BC_2
IWP0_VFLS0
output2
1
O
26v
423
BC_2
*
internal
1
424
BC_2
IWP1_VFLS1
output2
1
O
26v
425
BC_2
*
controlr
0
426
BC_7
SGPIOC6_FRZ_PTR_B
bidir
0
425
0
Z
IO
26v5vs
188
BC_2
*
controlr
0
189
BC_7
irq6_b_modck2
bidir
0
188
0
Z
I
26v
188
BC_2
*
internal
0
189
BC_4
irq6_b_modck2
input
X
I
26v
Table 25-2. MPC563 Boundary Scan Bit Definition (continued)
BSDL
Bit
Cell
Type
Pin/Port Name
BSDL
Function
Safe
Value
Control
Cell
Disable
Value
Disable
Result
Pin
Function
Pad
Type