
6-28
MPC561/MPC563 Reference Manual
MOTOROLA
Memory Map and Register Definitions
13:14
GPC
This bit configures the pins as shown in
Table 6-915
DLK
Debug register lock
0 Normal operation
1 SIUMCR is locked and can be written only in test mode or when the internal freeze signal is
asserted.
16
—
Reserved
17:18
SC
Single-chip select. This field configures the functionality of the address and data buses.
Changing the SC field while external accesses are performed is not supported. Refer to
19
RCTX
Reset configuration/timer expired. During reset the RSTCONF/TEXP pin functions as
RSTCONF. After reset the pin can be configured to function as TEXP, the timer expired signal
that supports the low-power modes.
0 RSTCONF/TEXP functions as RSTCONF
1 RSTCONF/TEXP functions as TEXP
20:21
MLRC
Multi-level reservation control. This field selects between the functionality of the reservation logic
22:23
—
Reserved
24
MTSC
Memory transfer start control.
0IRQ2/CR/SGPIOC2/MTS functions according to the MLRC bits setting
1IRQ2/CR/SGPIOC2/MTS functions as MTS
25
NOSHOW
Instruction show cycles disabled. If the NOSHOW bit is set (1), then all instruction show cycles
are NOT transmitted to the external bus.
26
EICEN
0 Enhanced interrupt controller operates in regular mode (compatible with MPC555/MPC556)
1 Enhanced interrupt controller is enabled
27
LPMASK_EN Low priority request masking enable.
0 Lower priority interrupt request masking is disabled
1 Lower priority interrupt request masking is enabled
28
BURST_EN Burst enable.
0 Burst operation is enabled by the BBCMCR[BE]. Maximum burst length is fixed at 4 beats.
1 USIU initiated burst accesses on the external bus. Maximim burst length can be 4 or 8 beats
more information.
Note: Do not assert TEA on the external bus for instruction fetch while
SIUMCR[BURST_EN] = 1. Do not place code at the last 8 words of a memory controller region
while SIUMCR[BURST_EN] = 1.
29:31
—
Reserved
1 WE/BE is selected per memory region by WEBS in the appropriate BR register in the memory controller.
Table 6-7. SIUMCR Bit Descriptions (continued)
Bits
Name
Description