- 您现在的位置：买卖IC网 > PDF目录385639 > MT46V2M32LG (Micron Technology, Inc.) DOUBLE DATA RATE DDR SDRAM PDF资料下载
参数资料
| 型号： | MT46V2M32LG |
| 厂商： | Micron Technology, Inc. |
| 英文描述： | DOUBLE DATA RATE DDR SDRAM |
| 中文描述： | 双倍数据速率的DDR SDRAM内存 |
| 文件页数： | 40/65页 |
| 文件大小： | 2360K |
| 代理商： | MT46V2M32LG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页当前第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页
40
64Mb: x32 DDR SDRAM
2M32DDR-07.p65
–
Rev. 12/01
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2001, Micron Technology, Inc.
64Mb: x32
DDR SDRAM
NOTES (continued):
3a. The READ with auto precharge enabled or WRITE with auto precharge enabled states can each be broken into two parts:
the access period and the precharge period. For READ with auto precharge, the precharge period is defined as if the
same burst was executed with auto precharge disabled and then followed with the earliest possible PRECHARGE
command that still accesses all of the data in the burst. For WRITE with auto precharge, the precharge period begins
when
t
WR ends, with
t
WR measured as if auto precharge was disabled. The access period starts with registration of the
command and ends where the precharge period (or
t
RP) begins.
During the precharge period of the READ with auto precharge enabled or WRITE with auto precharge enabled states,
ACTIVE, PRECHARGE, READ, and WRITE commands to the other bank may be applied; during the access period, only
ACTIVE and PRECHARGE commands to the other bank may be applied. In either case, all other related limitations apply
(e.g., contention between read data and write data must be avoided).
4. AUTO REFRESH and LOAD MODE REGISTER commands may only be issued when all banks are idle.
5. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state
only.
6. All states and sequences not shown are illegal or reserved.
7. READs or WRITEs listed in the Command/Action column include READs or WRITEs with auto precharge enabled and READs
or WRITEs with auto precharge disabled.
8. Requires appropriate DM masking.
9. A WRITE command may be applied after the completion of the READ burst; otherwise, a BURST TERMINATE must be
used to end the READ burst prior to asserting a WRITE command.
相关PDF资料 |
PDF描述 |
|---|---|
| MT46V2M32V1 | DOUBLE DATA RATE DDR SDRAM |
| MT46V32M4-1 | DOUBLE DATA RATE DDR SDRAM |
| MT46V32M4TG-75 | DOUBLE DATA RATE DDR SDRAM |
| MT46V32M4TG-75L | DOUBLE DATA RATE DDR SDRAM |
| MT46V32M4TG-75Z | DOUBLE DATA RATE DDR SDRAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MT46V2M32V1 | 制造商:MICRON 制造商全称:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM |
| MT46V32M16 | 制造商:Micron Technology Inc 功能描述:32MX16 DDR SDRAM PLASTIC IND TEMP BGA 2.6V DDR - Trays |
| MT46V32M16-5B | 制造商:Micron Technology Inc 功能描述: |
发布紧急采购，3分钟左右您将得到回复。