- 您现在的位置：买卖IC网 > PDF目录385639 > MT48LC4M16A2 (Micron Technology, Inc.) SYNCHRONOUS DRAM PDF资料下载
参数资料
| 型号： | MT48LC4M16A2 |
| 厂商： | Micron Technology, Inc. |
| 英文描述： | SYNCHRONOUS DRAM |
| 中文描述： | 同步DRAM |
| 文件页数： | 10/55页 |
| 文件大小： | 1458K |
| 代理商： | MT48LC4M16A2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页
10
64Mb: x4, x8, x16 SDRAM
64MSDRAM_F.p65 – Rev. F; Pub. 1/03
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2003, Micron Technology, Inc.
64Mb: x4, x8, x16
SDRAM
ALLOWABLE OPERATING
FREQUENCY (MHz)
CAS
LATENCY = 2
–
133
100
100
CAS
SPEED
-6
-7E
-75
-8E
LATENCY = 3
166
143
133
125
Operating Mode
The normal operating mode is selected by setting
M7 and M8 to zero; the other combinations of values for
M7 and M8 are reserved for future use and/or test
modes. The programmed burst length applies to both
READ and WRITE bursts.
Test modes and reserved states should not be used
because unknown operation or incompatibility with
future versions may result.
Write Burst Mode
When M9 = 0, the burst length programmed via
M0-M2 applies to both READ and WRITE bursts; when
M9 = 1, the programmed burst length applies to
READ bursts, but write accesses are single-location
(nonburst) accesses.
CAS Latency
The CAS latency is the delay, in clock cycles, be-
tween the registration of a READ command and the
availability of the first piece of output data. The la-
tency can be set to two or three clocks.
If a READ command is registered at clock edge
n
,
and the latency is
m
clocks, the data will be available by
clock edge
n + m
. The DQs will start driving as a result of
the clock edge one cycle earlier (
n + m
- 1), and provided
that the relevant access times are met, the data will be
valid by clock edge
n + m
. For example, assuming that
the clock cycle time is such that all relevant access times
are met, if a READ command is registered at T0 and the
latency is programmed to two clocks, the DQs will start
driving after T1 and the data will be valid by T2, as
shown in Figure 2. Table 2 indicates the operating fre-
quencies at which each CAS latency setting can be used.
Reserved states should not be used as unknown
operation or incompatibility with future versions
may result.
Figure 2
CAS Latency
CLK
DQ
T2
T1
T3
T0
CAS Latency = 3
LZ
t
D
OUT
tOH
COMMAND
NOP
READ
tAC
NOP
T4
NOP
DON’T CARE
UNDEFINED
CLK
DQ
T2
T1
T3
T0
CAS Latency = 2
LZ
t
D
OUT
tOH
COMMAND
NOP
READ
tAC
NOP
Table 2
CAS Latency
相关PDF资料 |
PDF描述 |
|---|---|
| MT48LC16M4A2 | RSD Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 24V; Output Voltage (Vdc): 3.3V; Power: 1W; 1kVDC and 3kVDC Isolation Options; Approved for Medical Applications; Suitable for Automated Assembly; 8, 10 and 12 pin Pinning Style Options; Optional Continuous Short Circuit Protected; Efficiency to 85% |
| MT48LC8M16A2 | SYNCHRONOUS DRAM |
| MT48V2M32LFFC | 512K x 32 x 4 banks 2.5V SDRAM(2.5V,512K x 32 x 4组同步动态RAM) |
| MT48V4M32LFFC | SYNCHRONOUS DRAM |
| MT49H16M16 | THERMISTOR PTC 100OHM 110DEG RAD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MT48LC4M16A210 | 制造商:MICRO 功能描述: |
| MT48LC4M16A275 | 制造商:MICRON 功能描述:IC 制造商:MICRON 功能描述:New |
| MT48LC4M16A2-75 | 制造商:MICRON 功能描述:IC |
| MT48LC4M16A2-75ITG | 制造商:Micron Technology Inc 功能描述: |
| MT48LC4M16A2-8E | 制造商:Micron Technology Inc 功能描述:4M X 16 SYNCHRONOUS DRAM, 6 ns, PDSO54 制造商:Micron Technology Inc 功能描述:SDRAM, 4M x 16, 54 Pin, Plastic, TSOP 制造商:Micron Technology Inc 功能描述:4M X 16 SYNCHRONOUS DRAM, 6 ns, 54 Pin Plastic SMT |
发布紧急采购，3分钟左右您将得到回复。