- 您现在的位置：买卖IC网 > PDF目录45595 > MX10EXAUI (MACRONIX INTERNATIONAL CO LTD) 16-BIT, FLASH, 30 MHz, MICROCONTROLLER, PQFP44 PDF资料下载
参数资料
| 型号： | MX10EXAUI |
| 厂商： | MACRONIX INTERNATIONAL CO LTD |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, FLASH, 30 MHz, MICROCONTROLLER, PQFP44 |
| 封装： | 10 X 10 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, LQFP-44 |
| 文件页数： | 40/55页 |
| 文件大小： | 476K |
| 代理商： | MX10EXAUI |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页当前第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页
45
P/N:PM0625 Specifications subject to change without notice, contact your sales representatives for the most update information. REV. 1.0, JUL. 01, 2005
MX10EXA
SYMBOL FIGURE
PARAMETER
VARIABLE CLOCK
UNIT
MIN
MAX
Data Write Cycle
t
WLWH
24
WR pulse width
(V8 * t
C)-10
ns
t
LLWL
24
ALE falling edge to WR asserted
(V12 * t
C)-10
ns
t
QVWX
24
Data valid before WR asserted (data setup time)
(V13 * t
C)-22
ns
t
WHQX
24
Data hold time after WR de-asserted (Note 6)
(V11 * t
C)-5
ns
t
AVWL
24
Address valid to WR asserted (address setup time) (V9 * t
C)-22
ns
(Note 5)
t
UAWH
24
Hold time of unlatched part of address after WR
(V11 * t
C)-7
ns
is de-asserted
Wait Input
t
WTH
25
WAIT stable after bus strobe
(V10*t
C)-30
ns
(RD,WR,or PSEN) asserted
t
WTL
25
WAIT hold after bus strobe
(V10 * t
C)-5
ns
(RD,WR,or PSEN) asserted
NOTES:
1.Load capacitance for all outputs = 80p F.
2.Variables V1 through V13 reflect programmable bus timing, which is programmed via the Bus Timing registers
(BTRH and BTRL). Refer to the XA User Guide for details of the bus timing settings.
V1)
This variable represents the programmed width of the ALE pulse as determined by the ALEW bit in the BTRL
register. V1 = 0.5 if the ALEW bit = 0, and 1.5 if the ALEW bit = 1.
V2)
This variable represents the programmed width of the PSEN pulse as determined by the CR1 and CR0 bits
or the CRAl, CRA0, and ALEW bits in the BTRL register.
- For a bus cycle with no ALE, V2 = l if CR1/0 = 00, 2 if CR1/0 = 01, 3 if CR1/0 = 10, and 4 if CR1/0 = 11. Note that
during burst mode code fetches, PSEN does not exhibit transitions at the boundaries of bus cycles. V2 still applies
for the purpose of determining peripheral timing requirements.
- For a bus cycle with an ALE, V2 = the total bus cycle duration (2 if CRA1/0 = 00, 3 if CRA1/0 = 01, 4 if CRA1/0 =
10, and 5 if CRA1/0 = 11) minus the number of clocks used by ALE (V1 + 0.5).
Example: If CRA1/0 = 10 and ALEW = 1, the V2 = 4 - (1.5 + 0.5) = 2.
V3)
This variable represents the programmed length of an entire code read cycle with ALE. This time is deter
mined by the CRA1 and CRA0 bits in the BTRL register. V3 = the total bus cycle duration (2 if CRA1/0 =00,
3 if CRA1/0 =01, 4 if CRA1/0 = 10, and 5 it CRA1/0 = 11).
V4)
This variable represents the programmed length of an entire code read cycle with no ALE. This time is
determined by the CR1 and CR0 bits in the BTRL register. V4 = 1 if CR1/0 = 00,2 if CR1/0= 01,3 if CR1/0= 10,
and 4 if CR1/0 = 11.
V5)
This variable represents the programmed length of an entire data read cycle with no ALE. this time is
determined by the DR1 and DR0 bits in the BTRH register. V5 = l if DR1/0 = 00,2 if DR1/0 = 01,3 if DR1/0 =
10, and 4 it DR1/0 = 11.
V6)
This variable represents the programmed length of an entire data read cycle with ALE. The time is determined
by the DRA1 and DRA0 bits in the BTRH register. V6 = the total bus cycle duration (2 if DRA1/0 = 00, 3 if
DRA1/0 = 01, 4 if DRA1/0 = 10, and 5 if DRA1/0 = 11).
V7)
This variable represents the programmed width of the RD pulse as determined by the DR1 and DR0 bits or
the DRA1, DRA0 in the BTRH register, and the ALEW bit in the BTRL register. Note that during a 16-bit
operation on an 8-bit external bus, RD remains low and does not exhibit a transition between the first and
second byte bus cycles. V7still applies for the purpose of determining peripheral timing requirements. The
timing for the first byte is for a bus cycle with ALE, the timing for the second byte is for a bus cycle with no
ALE.
相关PDF资料 |
PDF描述 |
|---|---|
| MX836818 | 1 TIMER(S), REAL TIME CLOCK, PDIP24 |
| MZ4617RL2 | 2.4 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-204AH |
| MZ4616RL2 | 2.2 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-204AH |
| MZ4625TA2 | 5.1 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-204AH |
| MZ4626RL | 5.6 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-204AH |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MX10F201FC | 制造商:MCNIX 制造商全称:Macronix International 功能描述:High-Performance and Low Power Microcontroller designed for Use Many Applications |
| MX10FMAXDPC | 制造商:MCNIX 制造商全称:Macronix International 功能描述:SINGLE-CHIP 8-BIT MICROCONTROLLER |
| MX10FMAXDQC | 制造商:MCNIX 制造商全称:Macronix International 功能描述:SINGLE-CHIP 8-BIT MICROCONTROLLER |
| MX-10G | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MX |
| MX-10GC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MX |
发布紧急采购，3分钟左右您将得到回复。