参数资料
| 型号： | NCP4208MNR2G |
| 厂商： | ON Semiconductor |
| 文件页数： | 16/30页 |
| 文件大小： | 0K |
| 描述： | IC CTLR 8PH VR11.1 PMBUS 48-QFN |
| 标准包装： | 2,500 |
| 应用： | 控制器，Intel VR11.1 |
| 输入电压： | 4.7 V ~ 5.75 V |
| 输出数： | 8 |
| 输出电压： | 0.16 V ~ 5 V |
| 工作温度： | 0°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘 |
| 供应商设备封装： | 48-QFN（7x7） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
NCP4208
I 2 C Interface
Control of the NCP4208 is carried out using the I 2 C
Interface. The NCP4208 SMBus address is 0x20
(010 0000). With the R/W bit set to 0 this gives an 8 bit
address of 0x40.
Data is sent over the serial bus in sequences of nine clock
pulses: 8 bits of data followed by an acknowledge bit from
the slave device. Transitions on the data line must occur
during the low period of the clock signal and remain stable
during the high period, because a low ? to ? high transition
when the clock is high might be interpreted as a stop signal.
The number of data bytes that can be transmitted over the
serial bus in a single read or write operation is limited only
by what the master and slave devices can handle.
1. When all data bytes have been read or written, stop
conditions are established. In write mode, the
master pulls the data line high during the tenth
clock pulse to assert a stop condition. In read mode,
the master device overrides the acknowledge bit by
pulling the data line high during the low period
before the ninth clock pulse; this is known as No
Acknowledge. The master takes the data line low
during the low period before the tenth clock pulse,
and then high during the tenth clock pulse to assert
a stop condition.
Any number of bytes of data can be transferred over
the serial bus in one operation, but it is not possible
to mix read and write in one operation because the
type of operation is determined at the beginning and
cannot subsequently be changed without starting a
new operation.
In the NCP4208, write operations contain one, two
or three bytes, and read operations contain one or
two bytes. The command code or register address
determines the number of bytes to be read or written,
See the register map for more information.
To write data to one of the device data registers or
read data from it, the address pointer register must
be set so that the correct data register is addressed
(i.e. command code), and then data can be written to
that register or read from it. The first byte of a read
or write operation always contains an address that is
stored in the address pointer register. If data is to be
written to the device, the write operation contains a
second data byte that is written to the register
selected by the address pointer register.
This write byte operation is shown in Figure 12. The
device address is sent over the bus, and then R/ W is
set to 0. This is followed by two data bytes. The first
data byte is the address of the internal data register
to be written to, which is stored in the address
pointer register. The second data byte is the data to
be written to the internal data register.
2. The read byte operation is shown in Figure 13. First
the command code needs to be written to the
NCP4208 so that the required data is sent back.
This is done by performing a write to the NCP4208
as before, but only the data byte containing the
register address is sent, because no data is written to
the register. A repeated start is then issued and a
read operation is then performed consisting of the
serial bus address; R/ W bit set to 1, followed by the
data byte read from the data register.
1
9
1
9
SCL
SDA
0
1
0
0
0
0
0
R/W
D7
D6
D5
D4
D3
D2
D1
D0
START BY MASTER
1
FRAME 1
SERIAL BUS ADDRESS
BYTE
ACK. BY NCP4208
Figure 11. Send Byte
9
1
FRAME 2
COMMAND CODE
ACK. BY NCP4208
9
STOP BY
MASTER
SCL
SDA
0
1
0
0
0
0
0
R/W
D7
D6
D5
D4
D3
D2
D1
D0
START BY
MASTER
FRAME 1
SERIAL BUS ADDRESS
BYTE
ACK. BY
NCP4208
1
FRAME 2
COMMAND CODE
ACK. BY
NCP4208
9
SCL (CONTINUED)
SDA (CONTINUED)
D7
D6
D5
D4
D3
D2
D1
D0
Figure 12. Write Byte
FRAME 3
D ATA
BYTE
ACK. BY
NCP4208
STOP BY
MASTER
http://onsemi.com
16
相关PDF资料 |
PDF描述 |
|---|---|
| NCP4302BDR2G | IC REG CTRLR FLYBK ISO PWM 8SOIC |
| NCP4326DR2G | IC SECONDARY CTLR SW PS 16-SOIC |
| NCP4330DR2G | IC DRIVER POST REGULATION 8-SOIC |
| NCP4331DR2G | IC REG CTRLR BUCK PWM 16-SOIC |
| NCP4350DR2G | IC SUPERVISOR DESKTOP PS 16-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NCP4300A | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Dual Operational Amplifier and Voltage Reference |
| NCP4300A/D | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Dual Operational Amplifier and Voltage Reference |
| NCP4300A_05 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Dual Operational Amplifier and Voltage Reference |
| NCP4300AD | 功能描述:运算放大器 - 运放 2.6V Ref. RoHS:否 制造商:STMicroelectronics 通道数量:4 共模抑制比（最小值）:63 dB 输入补偿电压:1 mV 输入偏流（最大值）:10 pA 工作电源电压:2.7 V to 5.5 V 安装风格:SMD/SMT 封装 / 箱体:QFN-16 转换速度:0.89 V/us 关闭:No 输出电流:55 mA 最大工作温度:+ 125 C 封装:Reel |
| NCP4300ADG | 功能描述:运算放大器 - 运放 2.6V Ref. Dual Op AMP RoHS:否 制造商:STMicroelectronics 通道数量:4 共模抑制比（最小值）:63 dB 输入补偿电压:1 mV 输入偏流（最大值）:10 pA 工作电源电压:2.7 V to 5.5 V 安装风格:SMD/SMT 封装 / 箱体:QFN-16 转换速度:0.89 V/us 关闭:No 输出电流:55 mA 最大工作温度:+ 125 C 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。