参数资料
| 型号： | NCP4208MNR2G |
| 厂商： | ON Semiconductor |
| 文件页数： | 5/30页 |
| 文件大小： | 0K |
| 描述： | IC CTLR 8PH VR11.1 PMBUS 48-QFN |
| 标准包装： | 2,500 |
| 应用： | 控制器，Intel VR11.1 |
| 输入电压： | 4.7 V ~ 5.75 V |
| 输出数： | 8 |
| 输出电压： | 0.16 V ~ 5 V |
| 工作温度： | 0°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘 |
| 供应商设备封装： | 48-QFN（7x7） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
NCP4208
PIN ASSIGNMENT
Pin No.
1
2
3
4
5
6
7
8 to 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23 to 30
31 to 38
39
40 to 47
48
Mnemonic
VCC3
PWRGD
ALERT
SDA
SCL
EN
GND
NC
IMON
IREF
RT
RAMPADJ
FBRTN
COMP
FB
CSREF
CSSUM
CSCOMP
ILIMFS
ODN
OD1
SW8 to SW1
PWM8 to PWM1
VCC
VID7 to VID0
PSI
Description
3.3 V Power Supply Output. A capacitor from this pin to ground provided decoupling for the
interval 3.3 V LDO.
Power ? Good Output: Open ? drain output that signals when the output voltage is outside of the
proper operating range.
ALERT Output: Open drain output that asserts low when the VR exceeds a programmable limit.
Can be configured for Comparator Mode or Interrupt Mode.
Digital Input / Output. I 2 C serial data bidirectional pin. Requires pullup.
Digital Input. I 2 C serial bus clock open drain input. Requires pullup.
Power Supply Enable Input. Pulling this pin to GND disables the PWM outputs and pulls the
PWRGD output low.
Ground. All internal biasing and the logic output signals of the device are referenced to this
ground.
No Connect
Total Current Output Pin.
Current Reference Input. An external resistor from this pin to ground sets the reference current for
IFB, and IILIMFS.
Frequency Setting Resistor Input. An external resistor connected between this pin and GND
sets the oscillator frequency of the device.
PWM Ramp Current Input. An external resistor from the converter input voltage to this pin sets
the internal PWM ramp.
Feedback Return. VID DAC and error amplifier reference for remote sensing of the output
voltage.
Error Amplifier Output and Compensation Point.
Feedback Input. Error amplifier input for remote sensing of the output voltage. An external
resistor between this pin and the output voltage sets the no load offset point.
Current Sense Reference Voltage Input. The voltage on this pin is used as the reference for the
current sense amplifier and the power ? good and crowbar functions. This pin should be
connected to the common point of the output inductors.
Current Sense Summing Node. External resistors from each switch node to this pin sum the
average inductor currents together to measure the total output current.
Current Sense Compensation Point. A resistor and capacitor from this pin to CSSUM
determines the gain of the current sense amplifier and the positioning loop response time.
Current Sense and Limit Scaling Pin. An external resistor from this pin to CSCOMP sets the
internal current sensing signal for current limit and IMON. This value can be overwritten using
the I 2 C interface.
Output Disable Logic Output for PSI operation. This pin is actively pulled low when PSI is low,
otherwise it functions in the same way as OD1.
Output Disable Logic Output. This pin is actively pulled low when the EN input is low or when
VCC is below its UVLO threshold to signal to the Driver IC that the driver high ? side and
low ? side outputs should go low.
Current Balance Inputs. Inputs for measuring the current level in each phase. The SW pins of
unused phases should be left open.
Logic ? Level PWM Outputs. Each output is connected to the input of an external MOSFET driver
such as the ADP3121. Connecting the PWM8, PWM7, PWM6, PWM5, PWM4, PWM3 and
PWM2 outputs to VCC causes that phase to turn off, allowing the NCP4208 to operate as a
1 ? , 2 ? , 3 ? , 4 ? , 5 ? , 6 ? , 7 ? , or 8 ? phase controller.
Supply Voltage for the Device. A 340 W resistor should be placed between the 12 V system
supply and the VCC pin. The internal shunt regulator maintains VCC = 5.0 V.
Voltage Identification DAC Inputs. These eight pins are pulled down to GND, providing a logic
zero if left open. When in normal operation mode, the DAC output programs the FB regulation
voltage from 0.375 V to 1.6 V.
Power State Indicator. Pulling this pin low places the controller in lower power state operation.
http://onsemi.com
5
相关PDF资料 |
PDF描述 |
|---|---|
| NCP4302BDR2G | IC REG CTRLR FLYBK ISO PWM 8SOIC |
| NCP4326DR2G | IC SECONDARY CTLR SW PS 16-SOIC |
| NCP4330DR2G | IC DRIVER POST REGULATION 8-SOIC |
| NCP4331DR2G | IC REG CTRLR BUCK PWM 16-SOIC |
| NCP4350DR2G | IC SUPERVISOR DESKTOP PS 16-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NCP4300A | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Dual Operational Amplifier and Voltage Reference |
| NCP4300A/D | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Dual Operational Amplifier and Voltage Reference |
| NCP4300A_05 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Dual Operational Amplifier and Voltage Reference |
| NCP4300AD | 功能描述:运算放大器 - 运放 2.6V Ref. RoHS:否 制造商:STMicroelectronics 通道数量:4 共模抑制比（最小值）:63 dB 输入补偿电压:1 mV 输入偏流（最大值）:10 pA 工作电源电压:2.7 V to 5.5 V 安装风格:SMD/SMT 封装 / 箱体:QFN-16 转换速度:0.89 V/us 关闭:No 输出电流:55 mA 最大工作温度:+ 125 C 封装:Reel |
| NCP4300ADG | 功能描述:运算放大器 - 运放 2.6V Ref. Dual Op AMP RoHS:否 制造商:STMicroelectronics 通道数量:4 共模抑制比（最小值）:63 dB 输入补偿电压:1 mV 输入偏流（最大值）:10 pA 工作电源电压:2.7 V to 5.5 V 安装风格:SMD/SMT 封装 / 箱体:QFN-16 转换速度:0.89 V/us 关闭:No 输出电流:55 mA 最大工作温度:+ 125 C 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。