- 您现在的位置：买卖IC网 > PDF目录189259 > NT5DS64M8BF-6KI (NANYA TECHNOLOGY CORP) DDR DRAM, PBGA60 PDF资料下载
参数资料
| 型号： | NT5DS64M8BF-6KI |
| 厂商： | NANYA TECHNOLOGY CORP |
| 元件分类： | DRAM |
| 英文描述： | DDR DRAM, PBGA60 |
| 封装： | 1 MM PITCH, WBGA-60 |
| 文件页数： | 13/79页 |
| 文件大小： | 6238K |
| 代理商： | NT5DS64M8BF-6KI |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页
NT5DS128M4BF
NT5DS128M4BT
NT5DS128M4BG
NT5DS128M4BS
NT5DS64M8BF
NT5DS64M8BT
NT5DS64M8BG
NT5DS64M8BS
NT5DS32M16BF
NT5DS32M16BT
NT5DS32M16BG
NT5DS32M16BS
512Mb DDR SDRAM
REV 1.3
11/2007
20
NANYA TECHNOLOGY CORP. All rights reserved.
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.
Auto Refresh
Auto Refresh is used during normal operation of the DDR SDRAM and is analogous to CAS Before RAS (CBR) Refresh in pre-
vious DRAM types. This command is nonpersistent, so it must be issued each time a refresh is required.
The refresh addressing is generated by the internal refresh controller. This makes the address bits “Don’t Care” during an Auto
Refresh command. The 512Mb DDR SDRAM requires Auto Refresh cycles at an average periodic interval of 7.8
s (maximum).
Self Refresh
The Self Refresh command can be used to retain data in the DDR SDRAM, even if the rest of the system is powered down.
When in the self refresh mode, the DDR SDRAM retains data without external clocking. The Self Refresh command is initiated
as an Auto Refresh command coincident with CKE transitioning low. The DLL is automatically disabled upon entering Self
Refresh, and is automatically enabled upon exiting Self Refresh (200 clock cycles must then occur before a Read command can
be issued). Input signals except CKE (low) are “Don’t Care” during Self Refresh operation.
The procedure for exiting self refresh requires a sequence of commands. CK (and CK) must be stable prior to CKE returning
high. Once CKE is high, the SDRAM must have NOP commands issued for tXSNR because time is required for the completion of
any internal refresh in progress. A simple algorithm for meeting both refresh and DLL requirements is to apply NOPs for 200
clock cycles before applying any other command.
相关PDF资料 |
PDF描述 |
|---|---|
| NT5SE8M16DS-6K | 8M X 16 SYNCHRONOUS DRAM, 5 ns, PDSO54 |
| NT5SV8M8DT-7 | 8M X 8 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| NTC1111-20MHZ | Analog IC |
| NTC1111-SERIES | Analog IC |
| NTC1120-12.8MHZ | Analog IC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NT5S10001BA20 | 功能描述:金属膜电阻器 - 透孔 NT5 S 10K 0,1% AM500 e3 RoHS:否 制造商:IRC 电阻:63.4 kOhms 容差:1 % 功率额定值:100 mW 电压额定值:200 V 温度系数:100 PPM / C 端接类型:Axial 工作温度范围: 尺寸:2.3 mm Dia. x 6.4 mm L 封装:Bulk |
| NT5S10001FA20 | 功能描述:金属膜电阻器 - 透孔 NT5 S 10K 1% AM500 e3 RoHS:否 制造商:IRC 电阻:63.4 kOhms 容差:1 % 功率额定值:100 mW 电压额定值:200 V 温度系数:100 PPM / C 端接类型:Axial 工作温度范围: 尺寸:2.3 mm Dia. x 6.4 mm L 封装:Bulk |
| NT5S10002BA20 | 功能描述:金属膜电阻器 - 透孔 NT5 S 100K 0,1% AM500 e3 RoHS:否 制造商:IRC 电阻:63.4 kOhms 容差:1 % 功率额定值:100 mW 电压额定值:200 V 温度系数:100 PPM / C 端接类型:Axial 工作温度范围: 尺寸:2.3 mm Dia. x 6.4 mm L 封装:Bulk |
| NT5S131R6BA20 | 功能描述:金属膜电阻器 - 透孔 NT5 S 131U6 0,1% AM500 e3 RoHS:否 制造商:IRC 电阻:63.4 kOhms 容差:1 % 功率额定值:100 mW 电压额定值:200 V 温度系数:100 PPM / C 端接类型:Axial 工作温度范围: 尺寸:2.3 mm Dia. x 6.4 mm L 封装:Bulk |
| NT5S15000FA20 | 功能描述:金属膜电阻器 - 透孔 NT5 S 1K5 1% AM500 e3 RoHS:否 制造商:IRC 电阻:63.4 kOhms 容差:1 % 功率额定值:100 mW 电压额定值:200 V 温度系数:100 PPM / C 端接类型:Axial 工作温度范围: 尺寸:2.3 mm Dia. x 6.4 mm L 封装:Bulk |
发布紧急采购，3分钟左右您将得到回复。