参数资料
型号: NT5DS64M8BF-6KI
厂商: NANYA TECHNOLOGY CORP
元件分类: DRAM
英文描述: DDR DRAM, PBGA60
封装: 1 MM PITCH, WBGA-60
文件页数: 7/79页
文件大小: 6238K
代理商: NT5DS64M8BF-6KI
NT5DS128M4BF
NT5DS128M4BT
NT5DS128M4BG
NT5DS128M4BS
NT5DS64M8BF
NT5DS64M8BT
NT5DS64M8BG
NT5DS64M8BS
NT5DS32M16BF
NT5DS32M16BT
NT5DS32M16BG
NT5DS32M16BS
512Mb DDR SDRAM
REV 1.3
11/2007
15
NANYA TECHNOLOGY CORP. All rights reserved.
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.
Extended Mode Register
The Extended Mode Register controls functions beyond those controlled by the Mode Register; these additional functions
include DLL enable/disable, bit A0; output drive strength selection, bit A1; and QFC output enable/disable, bit A2 (NTC
optional). These functions are controlled via the bit settings shown in the Extended Mode Register Definition. The Extended
Mode Register is programmed via the Mode Register Set command (with BA0 = 1 and BA1 = 0) and retains the stored informa-
tion until it is programmed again or the device loses power. The Extended Mode Register must be loaded when all banks are
idle, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these require-
ments result in unspecified operation.
DLL Enable/Disable
The DLL must be enabled for normal operation. DLL enable is required during power up initialization, and upon returning to nor-
mal operation after having disabled the DLL for the purpose of debug or evaluation. The DLL is automatically disabled when
entering self refresh operation and is automatically re-enabled upon exit of self refresh operation. Any time the DLL is enabled,
200 clock cycles must occur to allow time for the internal clock to lock to the externally applied clock before a Read command
can be issued. This is the reason for introducing timing parameter tXSRD for DDR SDRAM’s (Exit Self Refresh to Read Com-
mand). Non- Read commands can be issued 2 clocks after the DLL is enabled via the EMRS command (tMRD) or 10 clocks after
the DLL is enabled via self refresh exit command (tXSNR, Exit Self Refresh to Non-Read Command).
Output Drive Strength
The normal drive strength for all outputs is specified to be SSTL_2, Class II.
QFC Enable/Disable
The QFC signal is an optional DRAM output control used to isolate module loads (DIMMs) from the system memory bus by
means of external FET switches when the given module (DIMM) is not being accessed. The QFC function is an optional feature
for NANYA and is not included on all DDR SDRAM devices.
相关PDF资料
PDF描述
NT5SE8M16DS-6K 8M X 16 SYNCHRONOUS DRAM, 5 ns, PDSO54
NT5SV8M8DT-7 8M X 8 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
NTC1111-20MHZ Analog IC
NTC1111-SERIES Analog IC
NTC1120-12.8MHZ Analog IC
相关代理商/技术参数
参数描述
NT5S10001BA20 功能描述:金属膜电阻器 - 透孔 NT5 S 10K 0,1% AM500 e3 RoHS:否 制造商:IRC 电阻:63.4 kOhms 容差:1 % 功率额定值:100 mW 电压额定值:200 V 温度系数:100 PPM / C 端接类型:Axial 工作温度范围: 尺寸:2.3 mm Dia. x 6.4 mm L 封装:Bulk
NT5S10001FA20 功能描述:金属膜电阻器 - 透孔 NT5 S 10K 1% AM500 e3 RoHS:否 制造商:IRC 电阻:63.4 kOhms 容差:1 % 功率额定值:100 mW 电压额定值:200 V 温度系数:100 PPM / C 端接类型:Axial 工作温度范围: 尺寸:2.3 mm Dia. x 6.4 mm L 封装:Bulk
NT5S10002BA20 功能描述:金属膜电阻器 - 透孔 NT5 S 100K 0,1% AM500 e3 RoHS:否 制造商:IRC 电阻:63.4 kOhms 容差:1 % 功率额定值:100 mW 电压额定值:200 V 温度系数:100 PPM / C 端接类型:Axial 工作温度范围: 尺寸:2.3 mm Dia. x 6.4 mm L 封装:Bulk
NT5S131R6BA20 功能描述:金属膜电阻器 - 透孔 NT5 S 131U6 0,1% AM500 e3 RoHS:否 制造商:IRC 电阻:63.4 kOhms 容差:1 % 功率额定值:100 mW 电压额定值:200 V 温度系数:100 PPM / C 端接类型:Axial 工作温度范围: 尺寸:2.3 mm Dia. x 6.4 mm L 封装:Bulk
NT5S15000FA20 功能描述:金属膜电阻器 - 透孔 NT5 S 1K5 1% AM500 e3 RoHS:否 制造商:IRC 电阻:63.4 kOhms 容差:1 % 功率额定值:100 mW 电压额定值:200 V 温度系数:100 PPM / C 端接类型:Axial 工作温度范围: 尺寸:2.3 mm Dia. x 6.4 mm L 封装:Bulk