参数资料
型号: NT5DS64M8BF-6KI
厂商: NANYA TECHNOLOGY CORP
元件分类: DRAM
英文描述: DDR DRAM, PBGA60
封装: 1 MM PITCH, WBGA-60
文件页数: 15/79页
文件大小: 6238K
代理商: NT5DS64M8BF-6KI
NT5DS128M4BF
NT5DS128M4BT
NT5DS128M4BG
NT5DS128M4BS
NT5DS64M8BF
NT5DS64M8BT
NT5DS64M8BG
NT5DS64M8BS
NT5DS32M16BF
NT5DS32M16BT
NT5DS32M16BG
NT5DS32M16BS
512Mb DDR SDRAM
REV 1.3
11/2007
22
NANYA TECHNOLOGY CORP. All rights reserved.
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.
Reads
Subsequent to programming the mode register with CAS latency, burst type, and burst length, Read bursts are initiated with a
Read command.
The starting column and bank addresses are provided with the Read command and Auto Precharge is either enabled or dis-
abled for that burst access. If Auto Precharge is enabled, the row that is accessed starts precharge at the completion of the
burst, provided tRAS has been satisfied. For the generic Read commands used in the following illustrations, Auto Precharge is
disabled.
During Read bursts, the valid data-out element from the starting column address is available following the CAS latency after the
Read command. Each subsequent data-out element is valid nominally at the next positive or negative clock edge (i.e. at the
next crossing of CK and CK). The following timing figure entitled “Read Burst: CAS Latencies (Burst Length=4)” illustrates the
general timing for each supported CAS latency setting. DQS is driven by the DDR SDRAM along with output data. The initial low
state on DQS is known as the read preamble; the low state coincident with the last data-out element is known as the read post-
amble. Upon completion of a burst, assuming no other commands have been initiated, the DQs and DQS goes High-Z. Data
from any Read burst may be concatenated with or truncated with data from a subsequent Read command. In either case, a con-
tinuous flow of data can be maintained. The first data element from the new burst follows either the last element of a completed
burst or the last desired data element of a longer burst which is being truncated. The new Read command should be issued x
cycles after the first Read command, where x equals the number of desired data element pairs (pairs are required by the 2n
prefetch architecture). This is shown in timing figure entitled “Consecutive Read Bursts: CAS Latencies (Burst Length =4 or 8)”.
A Read command can be initiated on any positive clock cycle following a previous Read command. Nonconsecutive Read data
is shown in timing figure entitled “Non-Consecutive Read Bursts: CAS Latencies (Burst Length = 4)”. Full-speed Random Read
Accesses: CAS Latencies (Burst Length = 2, 4 or 8) within a page (or pages) can be performed as shown on page 27.
tRCD and tRRD Definition
ROW
ACT
NOP
COL
ROW
BA y
BA x
ACT
NOP
CK
Command
A0-A12
BA0, BA1
Don’t Care
RD/WR
tRCD
tRRD
RD/WR
NOP
相关PDF资料
PDF描述
NT5SE8M16DS-6K 8M X 16 SYNCHRONOUS DRAM, 5 ns, PDSO54
NT5SV8M8DT-7 8M X 8 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
NTC1111-20MHZ Analog IC
NTC1111-SERIES Analog IC
NTC1120-12.8MHZ Analog IC
相关代理商/技术参数
参数描述
NT5S10001BA20 功能描述:金属膜电阻器 - 透孔 NT5 S 10K 0,1% AM500 e3 RoHS:否 制造商:IRC 电阻:63.4 kOhms 容差:1 % 功率额定值:100 mW 电压额定值:200 V 温度系数:100 PPM / C 端接类型:Axial 工作温度范围: 尺寸:2.3 mm Dia. x 6.4 mm L 封装:Bulk
NT5S10001FA20 功能描述:金属膜电阻器 - 透孔 NT5 S 10K 1% AM500 e3 RoHS:否 制造商:IRC 电阻:63.4 kOhms 容差:1 % 功率额定值:100 mW 电压额定值:200 V 温度系数:100 PPM / C 端接类型:Axial 工作温度范围: 尺寸:2.3 mm Dia. x 6.4 mm L 封装:Bulk
NT5S10002BA20 功能描述:金属膜电阻器 - 透孔 NT5 S 100K 0,1% AM500 e3 RoHS:否 制造商:IRC 电阻:63.4 kOhms 容差:1 % 功率额定值:100 mW 电压额定值:200 V 温度系数:100 PPM / C 端接类型:Axial 工作温度范围: 尺寸:2.3 mm Dia. x 6.4 mm L 封装:Bulk
NT5S131R6BA20 功能描述:金属膜电阻器 - 透孔 NT5 S 131U6 0,1% AM500 e3 RoHS:否 制造商:IRC 电阻:63.4 kOhms 容差:1 % 功率额定值:100 mW 电压额定值:200 V 温度系数:100 PPM / C 端接类型:Axial 工作温度范围: 尺寸:2.3 mm Dia. x 6.4 mm L 封装:Bulk
NT5S15000FA20 功能描述:金属膜电阻器 - 透孔 NT5 S 1K5 1% AM500 e3 RoHS:否 制造商:IRC 电阻:63.4 kOhms 容差:1 % 功率额定值:100 mW 电压额定值:200 V 温度系数:100 PPM / C 端接类型:Axial 工作温度范围: 尺寸:2.3 mm Dia. x 6.4 mm L 封装:Bulk