- 您现在的位置：买卖IC网 > PDF目录3775 > PCA9698DGG,512 (NXP Semiconductors)IC I/O EXPANDER I2C 40B 56TSSOP PDF资料下载
参数资料
| 型号： | PCA9698DGG,512 |
| 厂商： | NXP Semiconductors |
| 文件页数： | 28/48页 |
| 文件大小： | 0K |
| 描述： | IC I/O EXPANDER I2C 40B 56TSSOP |
| 产品培训模块： | I²C Bus Fundamentals |
| 特色产品： | NXP - I2C Interface |
| 标准包装： | 35 |
| 接口： | I²C |
| 输入/输出数： | 40 |
| 中断输出： | 是 |
| 频率 - 时钟： | 1MHz |
| 电源电压： | 2.3 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 56-TFSOP（0.240"，6.10mm 宽） |
| 供应商设备封装： | 56-TSSOP |
| 包装： | 管件 |
| 包括： | POR |
| 产品目录页面： | 826 (CN2011-ZH PDF) |
| 其它名称： | 568-3241-5 935278614512 PCA9698DGG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
34
7810C–AVR–10/12
Atmel ATmega328P [Preliminary]
When applying an external clock, it is required to avoid sudden changes in the applied clock fre-
quency to ensure stable operation of the MCU. A variation in frequency of more than 2% from
one clock cycle to the next can lead to unpredictable behavior. If changes of more than 2% is
required, ensure that the MCU is kept in Reset during the changes.
Note that the System Clock Prescaler can be used to implement run-time changes of the internal
clock frequency while still ensuring stable operation. Refer to “System Clock Prescaler” on page
34 for details.
8.9
Clock Output Buffer
The device can output the system clock on the CLKO pin. To enable the output, the CKOUT
Fuse has to be programmed. This mode is suitable when the chip clock is used to drive other cir-
cuits on the system. The clock also will be output during reset, and the normal operation of I/O
pin will be overridden when the fuse is programmed. Any clock source, including the internal RC
Oscillator, can be selected when the clock is output on CLKO. If the System Clock Prescaler is
used, it is the divided system clock that is output.
8.10
Timer/Counter Oscillator
ATmega328P uses the same crystal oscillator for Low-frequency Oscillator and Timer/Counter
Oscillator. See “Low Frequency Crystal Oscillator” on page 31 for details on the oscillator and
crystal requirements.
ATmega328P share the Timer/Counter Oscillator Pins (TOSC1 and TOSC2) with XTAL1 and
XTAL2. When using the Timer/Counter Oscillator, the system clock needs to be four times the
oscillator frequency. Due to this and the pin sharing, the Timer/Counter Oscillator can only be
used when the Calibrated Internal RC Oscillator is selected as system clock source.
Applying an external clock source to TOSC1 can be done if EXTCLK in the ASSR Register is
written to logic one. See “Asynchronous Operation of Timer/Counter2” on page 147 for further
description on selecting external clock as input instead of a 32.768 kHz watch crystal.
8.11
System Clock Prescaler
The ATmega328P has a system clock prescaler, and the system clock can be divided by setting
the “CLKPR – Clock Prescale Register” on page 357. This feature can be used to decrease the
system clock frequency and the power consumption when the requirement for processing power
is low. This can be used with all clock source options, and it will affect the clock frequency of the
CPU and all synchronous peripherals. clk
I/O, clkADC, clkCPU, and clkFLASH are divided by a factor
as shown in Table 28-4 on page 308.
When switching between prescaler settings, the System Clock Prescaler ensures that no
glitches occurs in the clock system. It also ensures that no intermediate frequency is higher than
neither the clock frequency corresponding to the previous setting, nor the clock frequency corre-
sponding to the new setting. The ripple counter that implements the prescaler runs at the
frequency of the undivided clock, which may be faster than the CPU's clock frequency. Hence, it
is not possible to determine the state of the prescaler - even if it were readable, and the exact
time it takes to switch from one clock division to the other cannot be exactly predicted. From the
time the CLKPS values are written, it takes between T1 + T2 and T1 + 2 * T2 before the new
clock frequency is active. In this interval, 2 active clock edges are produced. Here, T1 is the pre-
vious clock period, and T2 is the period corresponding to the new prescaler setting.
相关PDF资料 |
PDF描述 |
|---|---|
| PCA9506DGG,512 | IC I/O EXPANDER I2C 40B 56TSSOP |
| PCA9505DGG,112 | IC I/O EXPANDER I2C 40B 56TSSOP |
| ATTINY13-20MUR | IC MCU AVR 1K FLASH 10MHZ 20MLF |
| 5-530520-1 | CONT.HIGH CURRENT L.P. |
| 5-583875-6 | TWIN LEAF CONTACT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PCA9698DGGS911,51 | 功能描述:I2C 接口集成电路 40-bit Fm I2C Bus I/O port w/Reset RoHS:否 制造商:NXP Semiconductors 电源电压-最大:5.5 V 电源电压-最小:2.3 V 最大工作频率:400 KHz 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-16 |
| PCA9698DGGT | 制造商:NXP Semiconductors 功能描述:I2C GPIO Expander 5.5V 56-Pin TSSOP T/R |
| PCA9698DGG-T | 制造商:NXP Semiconductors 功能描述:I2C GPIO Expander 5.5V 56-Pin TSSOP T/R |
| PCA96PWS911,118 | 功能描述:接口-I/O扩展器 8-BIT I2C FM QB RoHS:否 制造商:NXP Semiconductors 逻辑系列: 输入/输出端数量: 最大工作频率:100 kHz 工作电源电压:1.65 V to 5.5 V 工作温度范围:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体:HVQFN-16 封装:Reel |
| PCA9701D | 功能描述:寄存器 16BIT SPI 18V GPI INT -40 +125 RoHS:否 制造商:NXP Semiconductors 逻辑类型:CMOS 逻辑系列:HC 电路数量:1 最大时钟频率:36 MHz 传播延迟时间: 高电平输出电流:- 7.8 mA 低电平输出电流:7.8 mA 电源电压-最大:6 V 最大工作温度:+ 125 C 封装 / 箱体:SOT-38 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。