参数资料
| 型号： | PI7C8150BNDIE |
| 厂商： | Pericom |
| 文件页数： | 66/109页 |
| 文件大小： | 0K |
| 描述： | IC PCI-PCI BRIDGE ASYNC 256-PBGA |
| 标准包装： | 90 |
| 系列： | * |
| 应用： | * |
| 接口： | * |
| 电源电压： | * |
| 封装/外壳： | 256-BGA |
| 供应商设备封装： | 256-PBGA（17x17） |
| 包装： | 管件 |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页当前第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页
PI7C8150B
ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
Page 6 of 109
April 2009 – Revision 1.08
4.3
MEMORY ADDRESS DECODING ........................................................................................... 43
4.3.1
MEMORY-MAPPED I/O BASE AND LIMIT ADDRESS REGISTERS ......................... 44
4.3.2
PREFETCHABLE MEMORY BASE AND LIMIT ADDRESS REGISTERS ................. 44
4.4
VGA SUPPORT ........................................................................................................................... 45
4.4.1
VGA MODE ......................................................................................................................... 46
4.4.2
VGA SNOOP MODE........................................................................................................... 46
5
TRANSACTION ORDERING.......................................................................................................... 46
5.1
TRANSACTIONS GOVERNED BY ORDERING RULES ....................................................... 47
5.2
GENERAL ORDERING GUIDELINES ..................................................................................... 47
5.3
ORDERING RULES.................................................................................................................... 48
5.4
DATA SYNCHRONIZATION .................................................................................................... 49
6
ERROR HANDLING......................................................................................................................... 50
6.1
ADDRESS PARITY ERRORS .................................................................................................... 50
6.2
DATA PARITY ERRORS ........................................................................................................... 51
6.2.1
CONFIGURATION WRITE TRANSACTIONS TO CONFIGURATION SPACE.......... 51
6.2.2
READ TRANSACTIONS .................................................................................................... 51
6.2.3
DELAYED WRITE TRANSACTIONS............................................................................... 52
6.2.4
POSTED WRITE TRANSACTIONS.................................................................................. 55
6.3
DATA PARITY ERROR REPORTING SUMMARY................................................................. 56
6.4
SYSTEM ERROR (SERR_L) REPORTING............................................................................... 60
7
EXCLUSIVE ACCESS ...................................................................................................................... 61
7.1
CONCURRENT LOCKS ............................................................................................................. 61
7.2
ACQUIRING EXCLUSIVE ACCESS ACROSS PI7C8150B .................................................... 61
7.2.1
LOCKED TRANSACTIONS IN DOWNSTREAM DIRECTION ..................................... 61
7.2.2
LOCKED TRANSACTION IN UPSTREAM DIRECTION .............................................. 63
7.3
ENDING EXCLUSIVE ACCESS................................................................................................ 63
8
PCI BUS ARBITRATION ................................................................................................................. 64
8.1
PRIMARY PCI BUS ARBITRATION ........................................................................................ 64
8.2
SECONDARY PCI BUS ARBITRATION .................................................................................. 64
8.2.1
SECONDARY BUS ARBITRATION USING THE INTERNAL ARBITER.................... 64
8.2.2
PREEMPTION .................................................................................................................... 66
8.2.3
SECONDARY BUS ARBITRATION USING AN EXTERNAL ARBITER...................... 66
8.2.4
BUS PARKING.................................................................................................................... 66
9
CLOCKS ............................................................................................................................................. 67
9.1
PRIMARY CLOCK INPUTS....................................................................................................... 67
9.2
SECONDARY CLOCK OUTPUTS ............................................................................................ 67
9.3
ASYNCHRONOUS MODE......................................................................................................... 67
10
GENERAL PURPOSE I/O INTERFACE.................................................................................... 68
10.1
GPIO CONTROL REGISTERS................................................................................................... 68
10.2
SECONDARY CLOCK CONTROL ........................................................................................... 69
10.3
LIVE INSERTION ....................................................................................................................... 70
11
PCI POWER MANAGEMENT .................................................................................................... 71
12
RESET............................................................................................................................................. 72
12.1
PRIMARY INTERFACE RESET ................................................................................................ 72
12.2
SECONDARY INTERFACE RESET.......................................................................................... 72
12.3
CHIP RESET................................................................................................................................ 73
相关PDF资料 |
PDF描述 |
|---|---|
| PI7C8152BMAIE | IC PCI-PCI BRIDGE 2PORT 160-MQFP |
| PI7C8154ANAE | IC PCI-PCI BRIDGE ASYNC 304-PBGA |
| PI7C8154BNAIE | IC PCI-PCI BRIDGE ASYNC 304-PBGA |
| PI7C9X110BNBE | IC PCIE TO PCI REV BRG 160LFBGA |
| PI7C9X130DNDE | IC PCIE-PCIX BRIDGE 1PORT 256BGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PI7C8150BNDIE-33 | 功能描述:外围驱动器与原件 - PCI 2 Port 32B PCI Bridge RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| PI7C8150DMAE | 功能描述:外围驱动器与原件 - PCI 2-Port PCI Bridge RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| PI7C8150DND | 制造商:Pericom Semiconductor Corporation 功能描述:BRIDGE 制造商:Pericom Semiconductor Corporation 功能描述:2 PORT PCI BRIDGE - Rail/Tube |
| PI7C8150DNDE | 功能描述:外围驱动器与原件 - PCI 2-Port PCI Bridge RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| PI7C8150EVB | 功能描述:界面开发工具 2 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
发布紧急采购，3分钟左右您将得到回复。