- 您现在的位置：买卖IC网 > PDF目录268241 > PIC17CXX (Microchip Technology Inc.) EPROM Memory Programming Specification PDF资料下载
参数资料
| 型号： | PIC17CXX |
| 厂商： | Microchip Technology Inc. |
| 英文描述： | EPROM Memory Programming Specification |
| 中文描述： | EPROM存储器编程规范 |
| 文件页数： | 18/71页 |
| 文件大小： | 1173K |
| 代理商： | PIC17CXX |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页
1996 Microchip Technology Inc.
DS30412C-page 25
PIC17C4X
5.4
Interrupt Operation
Global Interrupt Disable bit, GLINTD (CPUSTA<4>),
enables all unmasked interrupts (if clear) or disables all
interrupts (if set). Individual interrupts can be disabled
through their corresponding enable bits in the INTSTA
register. Peripheral interrupts need either the global
peripheral enable PEIE bit disabled, or the specic
peripheral enable bit disabled. Disabling the peripher-
als via the global peripheral enable bit, disables all
peripheral interrupts. GLINTD is set on reset (interrupts
disabled).
The RETFIE instruction allows returning from interrupt
and re-enable interrupts at the same time.
When an interrupt is responded to, the GLINTD bit is
automatically set to disable any further interrupt, the
return address is pushed onto the stack and the PC is
loaded with interrupt vector. There are four interrupt
vectors to reduce interrupt latency.
The peripheral interrupt vector has multiple interrupt
sources. Once in the peripheral interrupt service rou-
tine, the source(s) of the interrupt can be determined by
polling the interrupt ag bits. The peripheral interrupt
ag bit(s) must be cleared in software before re-
enabling interrupts to avoid continuous interrupts.
The PIC17C4X devices have four interrupt vectors.
These vectors and their hardware priority are shown in
Table 5-1. If two enabled interrupts occur “at the same
time”, the interrupt of the highest priority will be ser-
viced rst. This means that the vector address of that
interrupt will be loaded into the program counter (PC).
TABLE 5-1:
INTERRUPT VECTORS/
PRIORITIES
Address
Vector
Priority
0008h
External Interrupt on RA0/
INT pin (INTF)
1 (Highest)
0010h
TMR0 overow interrupt
(T0IF)
2
0018h
External Interrupt on T0CKI
(T0CKIF)
3
0020h
Peripherals (PEIF)
4 (Lowest)
Note 1: Individual interrupt ag bits are set regard-
less of the status of their corresponding
mask bit or the GLINTD bit.
Note 2: When disabling any of the INTSTA enable
bits, the GLINTD bit should be set
(disabled).
Note 3: For the PIC17C42 only:
If an interrupt occurs while the Global Inter-
rupt Disable (GLINTD) bit is being set, the
GLINTD bit may unintentionally be re-
enabled by the user’s Interrupt Service
Routine (the RETFIE instruction). The
events that would cause this to occur are:
1.
An interrupt occurs simultaneously
with an instruction that sets the
GLINTD bit.
2.
The program branches to the Interrupt
vector and executes the Interrupt Ser-
vice Routine.
3.
The Interrupt Service Routine com-
pletes with the execution of the RET-
FIE
instruction. This
causes
the
GLINTD bit to be cleared (enables
interrupts), and the program returns to
the instruction after the one which was
meant to disable interrupts.
The method to ensure that interrupts are
globally disabled is:
1.
Ensure that the GLINTD bit was set by
the instruction, as shown in the follow-
ing code:
LOOP
BSF
CPUSTA, GLINTD ; Disable Global
; Interrupt
BTFSS
CPUSTA, GLINTD ; Global Interrupt
; Disabled?
GOTO
LOOP
; NO, try again
; YES, continue
; with program
; low
相关PDF资料 |
PDF描述 |
|---|---|
| PALCE16V8Z-25JC | EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic |
| PALCE16V8Z-25JI | EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic |
| PALCE16V8Z-25PC | EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic |
| PALCE16V8Z-25PI | EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic |
| PALCE16V8Z-25SC | EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PIC17LC42A-08/L | 功能描述:8位微控制器 -MCU 4KB 232 RAM 33 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC17LC42A-08/P | 功能描述:8位微控制器 -MCU 4KB 232 RAM 33 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC17LC42A-08/PQ | 功能描述:8位微控制器 -MCU 4KB 232 RAM 33 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC17LC42A-08/PT | 功能描述:8位微控制器 -MCU 4KB 232 RAM 33 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC17LC42A-08I/L | 功能描述:8位微控制器 -MCU 4KB 232 RAM 33 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。