- 您现在的位置：买卖IC网 > PDF目录268241 > PIC17CXX (Microchip Technology Inc.) EPROM Memory Programming Specification PDF资料下载
参数资料
| 型号： | PIC17CXX |
| 厂商： | Microchip Technology Inc. |
| 英文描述： | EPROM Memory Programming Specification |
| 中文描述： | EPROM存储器编程规范 |
| 文件页数： | 26/71页 |
| 文件大小： | 1173K |
| 代理商： | PIC17CXX |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页
PIC17C4X
DS30412C-page 32
1996 Microchip Technology Inc.
6.2
Data Memory Organization
Data memory is partitioned into two areas. The rst is
the General Purpose Registers (GPR) area, while the
second is the Special Function Registers (SFR) area.
The SFRs control the operation of the device.
Portions of data memory are banked, this is for both
areas. The GPR area is banked to allow greater than
232 bytes of general purpose RAM. SFRs are for the
registers that control the peripheral functions. Banking
requires the use of control bits for bank selection.
These control bits are located in the Bank Select Reg-
ister (BSR). If an access is made to a location outside
this banked region, the BSR bits are ignored.
Figure 6-5 shows the data memory map organization
for the PIC17C42 and Figure 6-6 for all of the other
PIC17C4X devices.
Instructions MOVPF and MOVFP provide the means to
move values from the peripheral area (“P”) to any loca-
tion in the register file (“F”), and vice-versa. The deni-
tion of the “P” range is from 0h to 1Fh, while the “F”
range is 0h to FFh. The “P” range has six more loca-
tions than peripheral registers (eight locations for the
PIC17C42 device) which can be used as General Pur-
pose Registers. This can be useful in some applications
where variables need to be copied to other locations in
the general purpose RAM (such as saving status infor-
mation during an interrupt).
The entire data memory can be accessed either directly
or indirectly through le select registers FSR0 and
FSR1 (Section 6.4). Indirect addressing uses the
appropriate control bits of the BSR for accesses into the
banked areas of data memory. The BSR is explained in
greater detail in Section 6.8.
6.2.1
GENERAL PURPOSE REGISTER (GPR)
All devices have some amount of GPR area. The GPRs
are 8-bits wide. When the GPR area is greater than
232, it must be banked to allow access to the additional
memory space.
Only the PIC17C43 and PIC17C44 devices have
banked memory in the GPR area. To facilitate switching
between these banks, the MOVLR bank instruction has
been added to the instruction set. GPRs are not initial-
ized by a Power-on Reset and are unchanged on all
other resets.
6.2.2
SPECIAL FUNCTION REGISTERS (SFR)
The SFRs are used by the CPU and peripheral func-
tions to control the operation of the device (Figure 6-5
and Figure 6-6). These registers are static RAM.
The SFRs can be classied into two sets, those associ-
ated with the “core” function and those related to the
peripheral functions. Those registers related to the
“core” are described here, while those related to a
peripheral feature are described in the section for each
peripheral feature.
The peripheral registers are in the banked portion of
memory, while the core registers are in the unbanked
region. To facilitate switching between the peripheral
banks, the MOVLB bank instruction has been provided.
相关PDF资料 |
PDF描述 |
|---|---|
| PALCE16V8Z-25JC | EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic |
| PALCE16V8Z-25JI | EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic |
| PALCE16V8Z-25PC | EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic |
| PALCE16V8Z-25PI | EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic |
| PALCE16V8Z-25SC | EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PIC17LC42A-08/L | 功能描述:8位微控制器 -MCU 4KB 232 RAM 33 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC17LC42A-08/P | 功能描述:8位微控制器 -MCU 4KB 232 RAM 33 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC17LC42A-08/PQ | 功能描述:8位微控制器 -MCU 4KB 232 RAM 33 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC17LC42A-08/PT | 功能描述:8位微控制器 -MCU 4KB 232 RAM 33 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC17LC42A-08I/L | 功能描述:8位微控制器 -MCU 4KB 232 RAM 33 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。