参数资料
型号: Q80C32-30SHXXX:RD
厂商: TEMIC SEMICONDUCTORS
元件分类: 微控制器/微处理器
英文描述: 8-BIT, 30 MHz, MICROCONTROLLER, CQFP44
文件页数: 4/83页
文件大小: 8336K
12
8021G–AVR–03/11
ATmega329P/3290P
specified in the Instruction Set Reference. This will in many cases remove the need for using the
dedicated compare instructions, resulting in faster and more compact code.
The Status Register is not automatically stored when entering an interrupt routine and restored
when returning from an interrupt. This must be handled by software.
6.4.1
SREG – AVR Status Register
The AtmelAVR Status Register – SREG – is defined as:
Bit 7 – I: Global Interrupt Enable
The Global Interrupt Enable bit must be set for the interrupts to be enabled. The individual inter-
rupt enable control is then performed in separate control registers. If the Global Interrupt Enable
Register is cleared, none of the interrupts are enabled independent of the individual interrupt
enable settings. The I-bit is cleared by hardware after an interrupt has occurred, and is set by
the RETI instruction to enable subsequent interrupts. The I-bit can also be set and cleared by
the application with the SEI and CLI instructions, as described in the instruction set reference.
Bit 6 – T: Bit Copy Storage
The Bit Copy instructions BLD (Bit LoaD) and BST (Bit STore) use the T-bit as source or desti-
nation for the operated bit. A bit from a register in the Register File can be copied into T by the
BST instruction, and a bit in T can be copied into a bit in a register in the Register File by the
BLD instruction.
Bit 5 – H: Half Carry Flag
The Half Carry Flag H indicates a Half Carry in some arithmetic operations. Half Carry Is useful
in BCD arithmetic. See the “Instruction Set Description” for detailed information.
Bit 4 – S: Sign Bit, S = N
V
The S-bit is always an exclusive or between the Negative Flag N and the Two’s Complement
Overflow Flag V. See the “Instruction Set Description” for detailed information.
Bit 3 – V: Two’s Complement Overflow Flag
The Two’s Complement Overflow Flag V supports two’s complement arithmetics. See the
“Instruction Set Description” for detailed information.
Bit 2 – N: Negative Flag
The Negative Flag N indicates a negative result in an arithmetic or logic operation. See the
“Instruction Set Description” for detailed information.
Bit 1 – Z: Zero Flag
The Zero Flag Z indicates a zero result in an arithmetic or logic operation. See the “Instruction
Set Description” for detailed information.
Bit 0 – C: Carry Flag
The Carry Flag C indicates a carry in an arithmetic or logic operation. See the “Instruction Set
Description” for detailed information.
Bit
7
65
43
21
0
I
T
H
S
V
N
Z
C
SREG
Read/Write
R/W
Initial Value
0
相关PDF资料
PDF描述
Q80C32-36:R 8-BIT, 36 MHz, MICROCONTROLLER, CQFP44
Q80C32-36SHXXX:R 8-BIT, 36 MHz, MICROCONTROLLER, CQFP44
Q80C32-42:D 8-BIT, 42 MHz, MICROCONTROLLER, CQFP44
Q80C32-42:R 8-BIT, 42 MHz, MICROCONTROLLER, CQFP44
Q80C32-42SHXXX:D 8-BIT, 42 MHz, MICROCONTROLLER, CQFP44
相关代理商/技术参数
参数描述
Q80N-5 制造商:POWERBOX 制造商全称:Powerbox 功能描述:0.5 WATTS - 100 - 10KV SINGLE OUTPUT DC/DC INDUSTRIAL
Q-810 功能描述:交流电源插头和插座 NEMA L5-15P LOCKING DEVICE RoHS:否 制造商:Hirose Connector 产品:Plugs 系列: 电流额定值:3 A 电压额定值:30 V 安装角:Straight 安装风格:Cable 颜色: 端口数量:
Q81022511000000 制造商:Epson Electronics America Inc 功能描述:TF2-J4DB1 184.3200MHZ
Q811 制造商:Captive Fastener Corporation 功能描述:
Q-812 制造商:Qualtek Electronics Corporation 功能描述:NEMA TWIST-LOCK 制造商:Qualtek Electronics Corporation 功能描述:Nema St Blade Twist Lock