- 您现在的位置：买卖IC网 > PDF目录69321 > RTPXA270C5C520 (INTEL CORP) 32-BIT, 520 MHz, RISC PROCESSOR, PBGA356 PDF资料下载
参数资料
| 型号： | RTPXA270C5C520 |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 520 MHz, RISC PROCESSOR, PBGA356 |
| 封装： | 13 X 13 MM, 1.0MM PITCH, LEAD FREE, VFBGA-356 |
| 文件页数： | 10/44页 |
| 文件大小： | 1302K |
| 代理商： | RTPXA270C5C520 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
Package Information
18
Intel PXA255 Processor Electrical, Mechanical, and Thermal Specification
Table 4. Pin Description Notes
Note
Description
[1]
GPIO reset operation: Configured as GPIO inputs by default after any reset. The input buffers for these pins are
disabled to prevent current drain and the pins are pulled high with 10K to 60K internal resistors. The input paths
must be enabled and the pullups turned off by clearing the read-disable-hold (RDH) bit described in
Section 3.5.7, “Power Manager Sleep Status Register (PSSR)” on page 3-27 in the Intel PXA255 Processor
Developers Manual. Even though sleep mode sets the RDH bit, the pull-up resistors are not re-enabled by sleep
mode.
[2]
Crystal oscillator pins: These pins connect the external crystals to the on-chip oscillators. Refer to Section 3.3.1,
“32.768 kHz Oscillator” on page 3-4 in the Intel PXA255 Processor Developers Manual and Section 3.3.2,
“3.6864 MHz Oscillator” on page 3-4 of the Intel PXA255 Processor Developers Manual for details on sleep-
mode operation.
[3]
GPIO sleep operation: The state of these pins is determined by the corresponding PGSRn during the transition
into sleep mode. See Section 3.5.9, “Power Manager GPIO Sleep State Registers (PGSR0, PGSR1, PGSR2)”
and Section 4.1.3.2, “GPIO Pin Direction Registers (GPDR0, GPDR1, GPDR2)” on page 4-8 in the Intel
PXA255 Processor Developers Manual. If selected as an input, this pin does not drive during sleep. If selected
as an output, the value contained in the sleep-state register is driven out onto the pin and held there while the
PXA255 processor is in sleep mode.
GPIOs configured as inputs after exiting sleep mode cannot be used until PSSR[RDH] is cleared.
[4]
Static memory control pins: During sleep mode, these pins can be programmed to either drive the value in the
sleep-state register or be placed in Hi-Z. To select the Hi-Z state, software must set the FS bit in the power-
manager general-configuration register. If PCFR[FS] is not set, then during the transition to sleep these pins
function as described in [3], above. For nWE, nOE, and nCS[0], if PCFR[FS] is not set, they are driven high by
the memory controller before entering sleep. If PCFR[FS] is set, these pins are placed in Hi-Z.
[5]
PCMCIA control pins: During sleep mode: can be programmed either to drive the value in the sleep-state
register or be placed in Hi-Z. To select the Hi-Z state, software must set PCFR[FP]. If it is not set, then during the
transition to sleep these pins function as described in [3], above.
[6]
During sleep, this supply may be driven low. This supply must never be high impedance.
[7]
Remains powered in sleep mode.
相关PDF资料 |
PDF描述 |
|---|---|
| RCPXA272FC0520 | 520 MHz, MICROPROCESSOR, PBGA336 |
| RCPXA273FC0416 | 416 MHz, MICROPROCESSOR, PBGA336 |
| RCPXA273FC0520 | 520 MHz, MICROPROCESSOR, PBGA336 |
| RCPXA272FC0312 | 312 MHz, MICROPROCESSOR, PBGA336 |
| RCPXA271FC0312 | 312 MHz, MICROPROCESSOR, PBGA336 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| RTPXA270C5C624 | 功能描述:IC MPU 32BIT 624MHZ 356-PBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:- 标准包装:1 系列:MPC85xx 处理器类型:32-位 MPC85xx PowerQUICC III 特点:- 速度:1.2GHz 电压:1.1V 安装类型:表面贴装 封装/外壳:783-BBGA，FCBGA 供应商设备封装:783-FCPBGA（29x29） 包装:托盘 |
| RTPXA320B1C624-180 | 制造商:Marvell 功能描述:MONAHANS P 624MHZ - Trays |
| RTPXA320B1C624-203 | 制造商:Marvell 功能描述:MONAHANS P 624MHZ - Trays |
| RTPXA320B1C624-208 | 制造商:Marvell 功能描述:MONAHANS P 624MHZ - Trays |
| RTPXA320B1C624-209 | 制造商:Marvell 功能描述:MONAHANS P 624MHZ - Trays |
发布紧急采购，3分钟左右您将得到回复。