- 您现在的位置：买卖IC网 > PDF目录69321 > RTPXA270C5C520 (INTEL CORP) 32-BIT, 520 MHz, RISC PROCESSOR, PBGA356 PDF资料下载
参数资料
| 型号： | RTPXA270C5C520 |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 520 MHz, RISC PROCESSOR, PBGA356 |
| 封装： | 13 X 13 MM, 1.0MM PITCH, LEAD FREE, VFBGA-356 |
| 文件页数： | 44/44页 |
| 文件大小： | 1302K |
| 代理商： | RTPXA270C5C520 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页当前第44页
Package Information
Intel PXA255 Processor Electrical, Mechanical, and Thermal Specification
9
Some of the processor pins can be connected to multiple signals. The GAFRn_m registers
determine the signal connected to the pin. Some signals can go to multiple pins. The signal must be
routed to one pin only by using the GAFRn_m registers. Because this is true, some pins are listed
twice—once in each unit that can use the pin. Not all peripherals can be used simutaneously in one
design because different peripherals share the same pins.
Table 2. Processor Pin Types
Type
Function
IC
CMOS input
OC
CMOS output
OCZ
CMOS output, Hi-Z
ICOCZ
CMOS bidirectional, Hi-Z
IA
Analog Input
OA
Analog output
IAOA
Analog bidirectional
SUP
Supply pin (either VCC or VSS)
Table 3. Pin and Signal Descriptions for the PXA255 Processor (Sheet 1 of 9)
Pin Name
Type
Signal Descriptions
Reset State
Sleep State
Memory Controller Pins
MA[25:0]
OCZ
Memory address bus. (output) Signals the address
requested for memory accesses.
Driven Low
MD[15:0]
ICOCZ
Memory data bus. (input/output) Lower 16 bits of the
data bus.
Hi-Z
Driven Low
MD[31:16]
ICOCZ
Memory data bus. (input/output) Used for 32-bit
memories.
Hi-Z
Driven Low
nOE
OCZ
Memory output enable. (output) Connect to the output
enables of memory devices to control data bus drivers.
Driven High
Note [4]
nWE
OCZ
Memory write enable. (output) Connect to the write
enables of memory devices.
Driven High
Note [4]
nSDCS[3:0]
OCZ
SDRAM CS for banks 3 through 0. (output) Connect to
the chip select (CS) pins for SDRAM. For the PXA255
processor processor nSDCS0 can be Hi-Z, nSDCS1-3
cannot.
Driven High
Note [5]
DQM[3:0]
OCZ
SDRAM DQM for data bytes 3 through 0. (output)
Connect to the data output mask enables (DQM) for
SDRAM.
Driven Low
nSDRAS
OCZ
SDRAM RAS. (output) Connect to the row address
strobe (RAS) pins for all banks of SDRAM.
Driven High
nSDCAS
OCZ
SDRAM CAS. (output) Connect to the column address
strobe (CAS) pins for all banks of SDRAM.
Driven High
SDCKE[0]
OC
Synchronous Static Memory clock enable. (output)
Connect to the CKE pins of SMROM. The memory
controller provides control register bits for de-assertion.
Driven Low
相关PDF资料 |
PDF描述 |
|---|---|
| RCPXA272FC0520 | 520 MHz, MICROPROCESSOR, PBGA336 |
| RCPXA273FC0416 | 416 MHz, MICROPROCESSOR, PBGA336 |
| RCPXA273FC0520 | 520 MHz, MICROPROCESSOR, PBGA336 |
| RCPXA272FC0312 | 312 MHz, MICROPROCESSOR, PBGA336 |
| RCPXA271FC0312 | 312 MHz, MICROPROCESSOR, PBGA336 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| RTPXA270C5C624 | 功能描述:IC MPU 32BIT 624MHZ 356-PBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:- 标准包装:1 系列:MPC85xx 处理器类型:32-位 MPC85xx PowerQUICC III 特点:- 速度:1.2GHz 电压:1.1V 安装类型:表面贴装 封装/外壳:783-BBGA，FCBGA 供应商设备封装:783-FCPBGA（29x29） 包装:托盘 |
| RTPXA320B1C624-180 | 制造商:Marvell 功能描述:MONAHANS P 624MHZ - Trays |
| RTPXA320B1C624-203 | 制造商:Marvell 功能描述:MONAHANS P 624MHZ - Trays |
| RTPXA320B1C624-208 | 制造商:Marvell 功能描述:MONAHANS P 624MHZ - Trays |
| RTPXA320B1C624-209 | 制造商:Marvell 功能描述:MONAHANS P 624MHZ - Trays |
发布紧急采购，3分钟左右您将得到回复。