- 您现在的位置：买卖IC网 > PDF目录69321 > RTPXA270C5C520 (INTEL CORP) 32-BIT, 520 MHz, RISC PROCESSOR, PBGA356 PDF资料下载
参数资料
| 型号： | RTPXA270C5C520 |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 520 MHz, RISC PROCESSOR, PBGA356 |
| 封装： | 13 X 13 MM, 1.0MM PITCH, LEAD FREE, VFBGA-356 |
| 文件页数： | 26/44页 |
| 文件大小： | 1302K |
| 代理商： | RTPXA270C5C520 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
Electrical Specifications
32
Intel PXA255 Processor Electrical, Mechanical, and Thermal Specification
4.7.2
Hardware Reset Timing
The timing sequences shown in hardware reset timing for hardware reset assumes stable power
supplies at the assertion of nRESET. If the power supplies are unstable, follow the timings
indicated in Section 4.7.1, “Power-On Timing” on page 30.
4.7.3
Watchdog Reset Timing
Watchdog reset is an internally generated reset and therefore has no external pin dependencies. The
nRESET_OUT pin is the only indicator of watchdog reset, and it stays asserted for tDHW_OUT.
4.7.4
GPIO Reset Timing
GPIO reset is generated externally, and the source is reconfigured as a standard GPIO as soon as
the reset propagates internally. The clocks module is not reset by GPIO reset, so the timing varies
based on the frequency of clock selected, and if the clocks and power manager is in the frequency
change sequence when GPIO reset is asserted (see Section 4.6.1, “32.768-kHz Oscillator
Specifications” on page 28.) Figure 5, “GPIO Reset Timing” on page 33 shows the possible timing
of GPIO reset.
Figure 4. Hardware Reset Timing
Table 16. Hardware Reset Timing Specifications
Symbol
Description
Min
Typical
Max
Units
tDHW_NRESET
Minimum assertion time of nRESET
0.001
ms
tDHW_OUT_A
Delay between nRESET asserted and
nRESET_OUT asserted
0
0.001
ms
tDHW_OUT
Delay between nRESET de-asserted and
nRESET_OUT de-asserted
18.1
18.2
ms
tDHW_NCS0
Delay between nReset_Out de-asserted
and nCS0 asserted
400
—
420
ns
nRESET
nRESET_OUT
t
DHW_NRESET
t
DHW_OUT
Note: nBATT_FAULT and nVDD_FAULT must be high before nRESET is deasserted
or the Cotulla will enter Sleep Mode
t
DHW_OUT_A
Note: nBATT_FAULT and nVDD_FAULT must be high before nRESET is
de-asserted or the PXA255 processor enters sleep mode.
相关PDF资料 |
PDF描述 |
|---|---|
| RCPXA272FC0520 | 520 MHz, MICROPROCESSOR, PBGA336 |
| RCPXA273FC0416 | 416 MHz, MICROPROCESSOR, PBGA336 |
| RCPXA273FC0520 | 520 MHz, MICROPROCESSOR, PBGA336 |
| RCPXA272FC0312 | 312 MHz, MICROPROCESSOR, PBGA336 |
| RCPXA271FC0312 | 312 MHz, MICROPROCESSOR, PBGA336 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| RTPXA270C5C624 | 功能描述:IC MPU 32BIT 624MHZ 356-PBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:- 标准包装:1 系列:MPC85xx 处理器类型:32-位 MPC85xx PowerQUICC III 特点:- 速度:1.2GHz 电压:1.1V 安装类型:表面贴装 封装/外壳:783-BBGA，FCBGA 供应商设备封装:783-FCPBGA（29x29） 包装:托盘 |
| RTPXA320B1C624-180 | 制造商:Marvell 功能描述:MONAHANS P 624MHZ - Trays |
| RTPXA320B1C624-203 | 制造商:Marvell 功能描述:MONAHANS P 624MHZ - Trays |
| RTPXA320B1C624-208 | 制造商:Marvell 功能描述:MONAHANS P 624MHZ - Trays |
| RTPXA320B1C624-209 | 制造商:Marvell 功能描述:MONAHANS P 624MHZ - Trays |
发布紧急采购，3分钟左右您将得到回复。