- 您现在的位置：买卖IC网 > PDF目录11825 > SC16C2552BIA44,512 (NXP Semiconductors)IC UART DUAL SOT187-2 PDF资料下载
参数资料
| 型号： | SC16C2552BIA44,512 |
| 厂商： | NXP Semiconductors |
| 文件页数： | 32/37页 |
| 文件大小： | 0K |
| 描述： | IC UART DUAL SOT187-2 |
| 标准包装： | 26 |
| 特点： | 2 通道 |
| 通道数： | 2，DUART |
| FIFO's： | 16 字节 |
| 电源电压： | 2.5V，3.3V，5V |
| 带IrDA 编码器/解码器： | 是 |
| 带故障启动位检测功能： | 是 |
| 带调制解调器控制功能： | 是 |
| 带CMOS： | 是 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-LCC（J 形引线） |
| 供应商设备封装： | 44-PLCC |
| 包装： | 管件 |
| 其它名称： | 935274408512 SC16C2552BIA44 SC16C2552BIA44-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页
SC16C2552B_3
NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 03 — 12 February 2009
4 of 38
NXP Semiconductors
SC16C2552B
5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 16-byte FIFOs
D0
2
I/O
Data bus (bidirectional). These pins are the 8-bit, 3-state data bus for transferring
information to or from the controlling CPU.
D1
3
I/O
D2
4
I/O
D3
5
I/O
D4
6
I/O
D5
7
I/O
D6
8
I/O
D7
9
I/O
DSRA
41
I
Data Set Ready A, B (active LOW). These inputs are associated with individual UART
channels A through B. A logic 0 on this pin indicates the modem or data set is powered-on
and is ready for data exchange with the UART.
DSRB
29
I
DTRA
37
O
Data Terminal Ready A, B (active LOW). These outputs are associated with individual
UART channels A through B. A logic 0 on this pin indicates that the SC16C2552B is
powered-on and ready. This pin can be controlled via the modem control register. Writing a
logic 1 to MCR[0] will set the DTRn output to logic 0, enabling the modem. This pin will be a
logic 1 after writing a logic 0 to MCR[0], or after a reset.
DTRB
27
O
GND
12, 22
I
Signal and power ground.
INTA
34
O
Interrupt A, B (active HIGH). This function is associated with individual channel interrupts.
Interrupts are enabled in the Interrupt Enable Register (IER). Interrupt conditions include:
receiver errors, available receiver buffer data, transmit buffer empty, or when a modem
status ag is detected.
INTB
17
O
IOR
24
I
Read strobe (active LOW). A logic 0 transition on this pin will load the contents of an
internal register dened by address bits A[2:0] onto the SC16C2552B data bus (D[7:0]) for
access by external CPU.
IOW20
I
Write strobe (active LOW). A logic 0 transition on this pin will transfer the contents of the
data bus (D[7:0]) from the external CPU to an internal register that is dened by address bits
A[2:0].
MFA35
O
Multi-function A, B. This function is associated with an individual channel function, A or B.
User programmable bits 2:1 of the Alternate Function Register (AFR) selects a signal
function or output on these pins. OP2 (interrupt enable), BAUDOUT, and RXRDY are signal
functions that may be selected by the AFR. These signal functions are described as follows:
OP2. When OP2 is selected, the MFn pin is a logic 0 when MCR[3] is set to a logic 1.
A logic 1 is the default signal condition that is available following a master reset or
power-up.
BAUDOUT. When BAUDOUT function is selected, the 16
× baud rate clock output is
available at this pin.
RXRDY. RXRDY is primarily intended for monitoring DMA mode 1 transfers for the receive
data FIFOs. A logic 0 indicates there is receive data to read/unload, i.e., receive ready
status with one or more RX characters available in the FIFO/RHR. This pin is a logic 1
when the FIFO/RHR is empty or when the programmed trigger level has not been
reached. This signal can also be used for single mode transfers (DMA mode 0).
MFB
19
O
RESET
21
I
Reset (active HIGH). A logic 1 on this pin will reset the internal registers and all the outputs.
The UART transmitter output and the receiver input will be disabled during reset time. See
Section 7.11 “SC16C2552B external reset condition” for initialization details.
RIA
43
I
Ring Indicator A, B (active LOW). These inputs are associated with individual UART
channels A through B. A logic 0 on this pin indicates the modem has received a ringing
signal from the telephone line. A logic 1 transition on this input pin will generate an interrupt
if modem status interrupt is enabled.
RIB
31
I
Table 2.
Pin description …continued
Symbol
Pin
Type
Description
相关PDF资料 |
PDF描述 |
|---|---|
| SC16C652BIBS,157 | IC UART DUAL W/FIFO 32HVQFN |
| VI-23R-IY | CONVERTER MOD DC/DC 7.5V 50W |
| SC16C852VIET,157 | IC UART DUAL W/FIFO 36TFBGA |
| MS3102R32-8S | CONN RCPT 30POS BOX MNT W/SCKT |
| MS3102E32-8S | CONN RCPT 30POS BOX MNT W/SCKT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SC16C2552BIA44-T | 功能描述:UART 接口集成电路 16CB 2.5V-5V 2CH UART 16B FIFO RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| SC16C2552CIA44,512 | 制造商:NXP Semiconductors 功能描述: 制造商:NXP Semiconductors 功能描述:SC16C2552CIA44/PLCC44/TUBEDP// - Rail/Tube |
| SC16C2552CIA44,518 | 制造商:NXP Semiconductors 功能描述:SC16C2552CIA44/PLCC44/REEL13DP// - Tape and Reel |
| SC16C2552CIA44,529 | 制造商:NXP Semiconductors 功能描述:SC16C2552CIA44/PLCC44/TUBESMDP// - Rail/Tube |
| SC16C2552IA44 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Dual UART with 16-byte transmit and receive FIFOs |
发布紧急采购，3分钟左右您将得到回复。