参数资料
型号: SC9RS08KA1J3CDB
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDSO6
封装: 3 X 3 MM, 0.80 MM HEIGHT, ROHS COMPLIANT, DFN-6
文件页数: 134/134页
文件大小: 3114K
代理商: SC9RS08KA1J3CDB
Chapter 12 Development Support
SC9RS08KA2 Series Data Sheet, Rev. 1
Freescale Semiconductor
99
Figure 12-2. Standard RS08 BDM Tool Connector
Background debug controller (BDC) serial communications use a custom serial protocol that was first
introduced on the M68HC12 Family of microcontrollers. This protocol requires that the host knows the
communication clock rate, which is determined by the target BDC clock rate. If a host is attempting to
communicate with a target MCU that has an unknown BDC clock rate, a SYNC command may be sent to
the target MCU to request a timed sync response signal from which the host can determine the correct
communication speed.
For RS08 MCUs, the BDC clock is the same frequency as the MCU bus clock. For a detailed description
of the communications protocol, refer to Section 12.3.2, “Communication Details."
12.3.1
BKGD Pin Description
BKGD is the single-wire background debug interface pin. BKGD is a pseudo-open-drain pin that contains
an on-chip pullup, therefore it requires no external pullup resistor. Unlike typical open-drain pins, the
external resistor capacitor (RC) time constant on this pin, which is influenced by external capacitance,
plays almost no role in signal rise time. The custom protocol provides for brief, actively driven speedup
pulses to force rapid rise times on this pin without risking harmful drive level conflicts. Refer to
The primary function of this pin is bidirectional serial communication of background debug commands
and data. During reset, this pin selects between starting in active background mode and normal user mode
running an application program. This pin is also used to request a timed sync response pulse to allow a
host development tool to determine the target BDC clock frequency.
By controlling the BKGD pin and forcing an MCU reset (issuing a BDC_RESET command, or through a
power-on reset (POR)), the host can force the target system to reset into active background mode rather
than start the user application program. This is useful to gain control of a target MCU whose FLASH
program memory has not yet been programmed with a user application program.
When no debugger pod is connected to the 6-pin BDM interface connector, the internal pullup on BKGD
determines the normal operating mode.
On some RS08 devices, the BKGD pin may be shared with an alternative output-only function. To support
BDM debugging, the user must disable this alternative function. Debugging of the alternative function
must be done in normal user mode without using BDM.
12.3.2
Communication Details
The BDC serial interface requires the host to generate a falling edge on the BKGD pin to indicate the start
of each bit time. The host provides this falling edge whether data is transmitted or received.
2
4
6
5
3
1
RESET/VPP
BKGD
GND
V
DD
NO CONNECT
相关PDF资料
PDF描述
SCA-6 0 MHz - 3000 MHz RF/MICROWAVE WIDE BAND LOW POWER AMPLIFIER
SCA1N3595US 0.125 A, 125 V, SILICON, SIGNAL DIODE
SCD0705T-6R8M-N 1 ELEMENT, 6.8 uH, FERRITE-CORE, GENERAL PURPOSE INDUCTOR, SMD
SCD0705T-6R8L-N 1 ELEMENT, 6.8 uH, FERRITE-CORE, GENERAL PURPOSE INDUCTOR, SMD
SCD0705T-6R8K-N 1 ELEMENT, 6.8 uH, FERRITE-CORE, GENERAL PURPOSE INDUCTOR, SMD
相关代理商/技术参数
参数描述
SC9RS08KA1J3CPC 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:RS08 Microcontrollers
SC9RS08KA1J3CSC 制造商:Freescale Semiconductor 功能描述:8-BIT RS08 CISC 1KB FLASH 2.5V/3.3V/5V 8-PIN SOIC N RAIL - Rail/Tube 制造商:Freescale Semiconductor 功能描述:1K FLASH W/ ACMP 62 RAM
SC9RS08KA2 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:RS08 Microcontrollers
SC9RS08KA2J3CDB 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:RS08 Microcontrollers
SC9RS08KA2J3CPC 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:RS08 Microcontrollers