- 您现在的位置：买卖IC网 > PDF目录85247 > SPC563M60L5CPAY (STMICROELECTRONICS) 32-BIT, FLASH, 80 MHz, MICROCONTROLLER, PQFP144 PDF资料下载
参数资料
| 型号： | SPC563M60L5CPAY |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, FLASH, 80 MHz, MICROCONTROLLER, PQFP144 |
| 封装： | 20 X 20 MM, LEAD FREE, LQFP-144 |
| 文件页数： | 54/140页 |
| 文件大小： | 1310K |
| 代理商： | SPC563M60L5CPAY |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页当前第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页
SPC563M64
Overview
Doc ID 14642 Rev 6
Regions of the memory map are designated as PPC or VLE using an additional
configuration bit in each of Table Look-aside Buffers (TLB) entries in the MMU.
The CPU core is enhanced by the addition of two additional interrupt sources; Non-
Maskable Interrupt and Critical Interrupt. These two sources are routed directly from
package pins, via edge detection logic in the SIU to the CPU, bypassing completely the
Interrupt Controller. Once the edge detection logic is programmed, it cannot be disabled,
except by reset. The non-maskable Interrupt is, as the name suggests, completely un-
maskable and when asserted will always result in the immediate execution of the respective
interrupt service routine. The non-maskable interrupt is not guaranteed to be recoverable.
The Critical Interrupt is very similar to the non-maskable interrupt, but it can be masked by
other exceptional interrupts in the CPU and is guaranteed to be recoverable (code execution
may be resumed from where it stopped).
The CPU core has an additional ‘Wait for Interrupt’ instruction that is used in conjunction
with low power STOP mode. When Low Power Stop mode is selected, this instruction is
executed to allow the system clock to be stopped. An external interrupt source or the system
wake-up timer is used to restart the system clock and allow the CPU to service the interrupt.
1.3.2
Crossbar
The XBAR multi-port crossbar switch supports simultaneous connections between three
master ports and four slave ports. The crossbar supports a 32-bit address bus width and a
64-bit data bus width.
The crossbar allows three concurrent transactions to occur from the master ports to any
slave port; but each master must access a different slave. If a slave port is simultaneously
requested by more than one master port, arbitration logic selects the higher priority master
and grants it ownership of the slave port. All other masters requesting that slave port are
stalled until the higher priority master completes its transactions. Requesting masters are
treated with equal priority and are granted access to a slave port in round-robin fashion,
based upon the ID of the last master to be granted access. The crossbar provides the
following features:
●
3 master ports:
–
e200z335 core complex Instruction port
–
e200z335 core complex Load/Store port
–eDMA
●
4 slave ports
–
FLASH
–
calibration bus
–SRAM
–
Peripheral bridge A/B (eTPU2, eMIOS, SIU, DSPI, eSCI, FlexCAN, eQADC, BAM,
decimation filter, PIT, STM and SWT)
●
32-bit internal address, 64-bit internal data paths
1.3.3
eDMA
The enhanced direct memory access (eDMA) controller is a second-generation module
capable of performing complex data movements via 32 programmable channels, with
minimal intervention from the host processor. The hardware micro architecture includes a
DMA engine which performs source and destination address calculations, and the actual
相关PDF资料 |
PDF描述 |
|---|---|
| STM32F103RBH6XXX | 32-BIT, FLASH, 1.25 MHz, RISC MICROCONTROLLER, PBGA64 |
| STM32F103R8H7XXX | 32-BIT, FLASH, 1.25 MHz, RISC MICROCONTROLLER, PBGA64 |
| STM32F103R8H6TR | 32-BIT, FLASH, 1.25 MHz, RISC MICROCONTROLLER, PBGA64 |
| STM32F103VBT6XXX | 32-BIT, FLASH, 1.25 MHz, RISC MICROCONTROLLER, PQFP100 |
| STM32F103V8T7TR | 32-BIT, FLASH, 1.25 MHz, RISC MICROCONTROLLER, PQFP100 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SPC563M64A176S | 功能描述:32位微控制器 - MCU Socketed Mini Mod SPC560P QFP176 RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT |
| SPC563M64AVB144 | 功能描述:32位微控制器 - MCU Vertical base brd SPC563M64 QFP144 RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT |
| SPC563M64AVB176 | 功能描述:32位微控制器 - MCU Vertical base brd SPC563M64 QFP176 RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT |
| SPC563M64CAL144 | 功能描述:32位微控制器 - MCU Calibration system SPC563M64 QFP144 RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT |
| SPC563M64CAL176 | 功能描述:32位微控制器 - MCU Calibration system SPC563M64 QFP176 RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。