- 您现在的位置：买卖IC网 > PDF目录85247 > SPC563M60L5CPAY (STMICROELECTRONICS) 32-BIT, FLASH, 80 MHz, MICROCONTROLLER, PQFP144 PDF资料下载
参数资料
| 型号： | SPC563M60L5CPAY |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, FLASH, 80 MHz, MICROCONTROLLER, PQFP144 |
| 封装： | 20 X 20 MM, LEAD FREE, LQFP-144 |
| 文件页数： | 63/140页 |
| 文件大小： | 1310K |
| 代理商： | SPC563M60L5CPAY |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页当前第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页
Overview
SPC563M64
Doc ID 14642 Rev 6
1.3.14
eQADC
The enhanced queued analog to digital converter (eQADC) block provides accurate and fast
conversions for a wide range of applications. The eQADC provides a parallel interface to two
on-chip analog to digital converters (ADC), and a single master to single slave serial
interface to an off-chip external device. Both on-chip ADCs have access to all the analog
channels.
The eQADC prioritizes and transfers commands from six command conversion command
‘queues’ to the on-chip ADCs or to the external device. The block can also receive data from
the on-chip ADCs or from an off-chip external device into the six result queues, in parallel,
independently of the command queues. The six command queues are prioritized with
Queue_0 having the highest priority and Queue_5 the lowest. Queue_0 also has the added
ability to bypass all buffering and queuing and abort a currently running conversion on either
ADC and start a Queue_0 conversion. This means that Queue_0 will always have a
deterministic time from trigger to start of conversion, irrespective of what tasks the ADCs
were performing when the trigger occurred. The eQADC supports software and external
hardware triggers from other blocks to initiate transfers of commands from the queues to the
on-chip ADCs or to the external device. It also monitors the fullness of command queues
and result queues, and accordingly generates DMA or interrupt requests to control data
movement between the queues and the system memory, which is external to the eQADC.
The ADCs also support features designed to allow the direct connection of high impedance
acoustic sensors that might be used in a system for detecting engine knock. These features
include differential inputs; integrated variable gain amplifiers for increasing the dynamic
range; programmable pull-up and pull-down resistors for biasing and sensor diagnostics.
The eQADC also integrates a programmable decimation filter capable of taking in ADC
conversion results at a high rate, passing them through a hardware low pass filter, then
down-sampling the output of the filter and feeding the lower sample rate results to the result
FIFOs. This allows the ADCs to sample the sensor at a rate high enough to avoid aliasing of
out-of-band noise; while providing a reduced sample rate output to minimize the amount
DSP processing bandwidth required to fully process the digitized waveform.
The eQADC provides the following features:
●
Dual on-chip ADCs
–2
× 12-bit ADC resolution
–
Programmable resolution for increased conversion speed (12 bit, 10 bit, 8 bit)
12-bit conversion time - 1
μs (1M sample/sec)
10-bit conversion time - 867 ns (1.2M sample/second)
8-bit conversion time = 733 ns (1.4M sample/second)
–
Up to 10-bit accuracy at 500 KSample/s and 9-bit accuracy at 1 MSample/s
–
Differential conversions
–
Single-ended signal range from 0 to 5 V
–
Variable gain amplifiers on differential inputs (
×1, ×2, ×4)
–
Sample times of 2 (default), 8, 64 or 128 ADC clock cycles
–
Provides time stamp information when requested
–
Parallel interface to eQADC CFIFOs and RFIFOs
–
Supports both right-justified unsigned and signed formats for conversion results
相关PDF资料 |
PDF描述 |
|---|---|
| STM32F103RBH6XXX | 32-BIT, FLASH, 1.25 MHz, RISC MICROCONTROLLER, PBGA64 |
| STM32F103R8H7XXX | 32-BIT, FLASH, 1.25 MHz, RISC MICROCONTROLLER, PBGA64 |
| STM32F103R8H6TR | 32-BIT, FLASH, 1.25 MHz, RISC MICROCONTROLLER, PBGA64 |
| STM32F103VBT6XXX | 32-BIT, FLASH, 1.25 MHz, RISC MICROCONTROLLER, PQFP100 |
| STM32F103V8T7TR | 32-BIT, FLASH, 1.25 MHz, RISC MICROCONTROLLER, PQFP100 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SPC563M64A176S | 功能描述:32位微控制器 - MCU Socketed Mini Mod SPC560P QFP176 RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT |
| SPC563M64AVB144 | 功能描述:32位微控制器 - MCU Vertical base brd SPC563M64 QFP144 RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT |
| SPC563M64AVB176 | 功能描述:32位微控制器 - MCU Vertical base brd SPC563M64 QFP176 RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT |
| SPC563M64CAL144 | 功能描述:32位微控制器 - MCU Calibration system SPC563M64 QFP144 RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT |
| SPC563M64CAL176 | 功能描述:32位微控制器 - MCU Calibration system SPC563M64 QFP176 RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。