- 您现在的位置：买卖IC网 > PDF目录85247 > SPC563M60L5CPAY (STMICROELECTRONICS) 32-BIT, FLASH, 80 MHz, MICROCONTROLLER, PQFP144 PDF资料下载
参数资料
| 型号： | SPC563M60L5CPAY |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, FLASH, 80 MHz, MICROCONTROLLER, PQFP144 |
| 封装： | 20 X 20 MM, LEAD FREE, LQFP-144 |
| 文件页数： | 55/140页 |
| 文件大小： | 1310K |
| 代理商： | SPC563M60L5CPAY |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页当前第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页
Overview
SPC563M64
Doc ID 14642 Rev 6
data movement operations, along with an SRAM-based memory containing the transfer
control descriptors (TCD) for the channels. This implementation is utilized to minimize the
overall block size. The eDMA module provides the following features:
●
All data movement via dual-address transfers: read from source, write to destination
●
Programmable source and destination addresses, transfer size, plus support for
enhanced addressing modes
●
Transfer control descriptor organized to support two-deep, nested transfer operations
●
An inner data transfer loop defined by a “minor” byte transfer count
●
An outer data transfer loop defined by a “major” iteration count
●
Channel activation via one of three methods:
–
Explicit software initiation
–
Initiation via a channel-to-channel linking mechanism for continuous transfers
–
Peripheral-paced hardware requests (one per channel)
●
Support for fixed-priority and round-robin channel arbitration
●
Channel completion reported via optional interrupt requests
●
1 interrupt per channel, optionally asserted at completion of major iteration count
●
Error termination interrupts are optionally enabled
●
Support for scatter/gather DMA processing
●
Channel transfers can be suspended by a higher priority channel
1.3.4
Interrupt controller
The INTC (interrupt controller) provides priority-based preemptive scheduling of interrupt
requests, suitable for statically scheduled hard real-time systems. The INTC allows interrupt
request servicing from up to 191 peripheral interrupt request sources, plus 165 sources
reserved for compatibility with other family members).
For high priority interrupt requests, the time from the assertion of the interrupt request from
the peripheral to when the processor is executing the interrupt service routine (ISR) has
been minimized. The INTC provides a unique vector for each interrupt request source for
quick determination of which ISR needs to be executed. It also provides an ample number of
priorities so that lower priority ISRs do not delay the execution of higher priority ISRs. To
allow the appropriate priorities for each source of interrupt request, the priority of each
interrupt request is software configurable.
When multiple tasks share a resource, coherent accesses to that resource need to be
supported. The INTC supports the priority ceiling protocol for coherent accesses. By
providing a modifiable priority mask, the priority can be raised temporarily so that all tasks
which share the resource can not preempt each other.
Multiple processors can assert interrupt requests to each other through software setable
interrupt requests. These same software setable interrupt requests also can be used to
break the work involved in servicing an interrupt request into a high priority portion and a low
priority portion. The high priority portion is initiated by a peripheral interrupt request, but
then the ISR asserts a software setable interrupt request to finish the servicing in a lower
priority ISR. Therefore these software setable interrupt requests can be used instead of the
peripheral ISR scheduling a task through the RTOS.
相关PDF资料 |
PDF描述 |
|---|---|
| STM32F103RBH6XXX | 32-BIT, FLASH, 1.25 MHz, RISC MICROCONTROLLER, PBGA64 |
| STM32F103R8H7XXX | 32-BIT, FLASH, 1.25 MHz, RISC MICROCONTROLLER, PBGA64 |
| STM32F103R8H6TR | 32-BIT, FLASH, 1.25 MHz, RISC MICROCONTROLLER, PBGA64 |
| STM32F103VBT6XXX | 32-BIT, FLASH, 1.25 MHz, RISC MICROCONTROLLER, PQFP100 |
| STM32F103V8T7TR | 32-BIT, FLASH, 1.25 MHz, RISC MICROCONTROLLER, PQFP100 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SPC563M64A176S | 功能描述:32位微控制器 - MCU Socketed Mini Mod SPC560P QFP176 RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT |
| SPC563M64AVB144 | 功能描述:32位微控制器 - MCU Vertical base brd SPC563M64 QFP144 RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT |
| SPC563M64AVB176 | 功能描述:32位微控制器 - MCU Vertical base brd SPC563M64 QFP176 RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT |
| SPC563M64CAL144 | 功能描述:32位微控制器 - MCU Calibration system SPC563M64 QFP144 RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT |
| SPC563M64CAL176 | 功能描述:32位微控制器 - MCU Calibration system SPC563M64 QFP176 RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。