![](http://datasheet.mmic.net.cn/20000/SPMC68376BGCFT20_datasheet_1390479/SPMC68376BGCFT20_315.png)
MC68336/376
MECHANICAL DATA AND ORDERING INFORMATION
MOTOROLA
USER’S MANUAL
Rev. 15 Oct 2000
B-1
APPENDIX B
MECHANICAL DATA AND ORDERING INFORMATION
The MC68336 and the MC68376 are both available in 160-pin plastic surface mount
packages. This appendix provides package pin assignment drawings, a dimensional
drawing and ordering information.
Figure B-1 MC68336 Pin Assignments for 160-Pin Package
160
159
158
157
156
155
154
153
152
151
150
149
148
147
146
145
144
143
142
141
140
139
138
137
136
135
134
133
132
131
130
129
128
127
126
125
124
123
122
121 120
119
118
117
116
115
114
113
112
111
110
109
108
107
106
105
104
103
102
101
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
*N
C
CT
M
2
C
CT
D3
CT
D4
CP
WM
5
CP
WM
6
CP
WM
7
CP
WM
8
CT
D9
CT
D1
0
T
P
UCH0
VS
S
T
P
UCH1
T
P
UCH2
VD
D
T
P
UCH3
T
P
UCH4
T
P
UCH5
T
P
UCH6
VS
S
VD
D
T
P
UCH7
T
P
UCH8
T
P
UCH9
T
P
UCH1
0
VS
T
B
Y
VS
S
T
P
UCH1
1
T
P
UCH1
2
VD
D
T
P
UCH1
3
T
P
UCH1
4
T
P
UCH1
5
T2C
L
K
PC
6
/AD
D
R
2
/CS
9
PC
5
/AD
D
R
2
1
/CS
8
PC
4
/AD
D
R
2
0
/CS
7
PC
3
/AD
D
R
1
9
/CS
6
VS
S
VDD
PC2/FC2/CS5
PC1/FC1/CS4
FC0/CS3
BGACK/CS2
BG/CS1
BR/CS0
CSBOOT
DATA0
DATA1
DATA2
VSS
DATA3
DATA4
VDD
DATA5
DATA6
DATA7
DATA8
VSS
DATA9
DATA10
DATA11
DATA12
DATA13
VSS
DATA14
DATA15
VDD
ADDR0
PE0/DSACK0
PE1/DSACK1
PE2/AVEC
PE3/RMC
PE4/DS
PE5/AS
PE6/SIZ0
PE7/SIZ1
R/W
VSS
A
DDR2
3
/CS
1
0
/E
CL
K
*NC
RXD
TXD/PQS7
PCS3/PQS6
PCS2/PQS5
PCS1/PQS4
PCS0/SS/PQS3
SCK/PQS2
MOSI/PQS1
MISO/PQS0
ADDR1
VDD
ADDR2
ADDR3
VSS
ADDR4
ADDR5
ADDR6
ADDR7
VSS
ADDR8
ADDR9
ADDR10
ADDR11
ADDR12
ADDR13
ADDR14
ADDR15
ADDR16
VDD
ADDR17
ADDR18
VSS
AN0/ANW/PQB0
AN1/ANX/PQB1
AN2/ANY/PQB2
AN3/ANZ/PQB3
AN48/PQB4
AN49/PQB5
AN50/PQB6
AN5
1
/PQ
B7
VRH
VRL
VS
SA
VDD
A
N
52
/MA
0
/P
QA
0
A
N
53
/MA
1
/P
QA
1
A
N
54
/MA
2
/P
QA
2
A
N
5
/E
T
R
IG1/
P
QA
3
A
N
5
6
/E
T
R
IG2/
P
QA
4
AN5
7
/PQ
A5
AN5
7
/PQ
A6
AN5
9
/PQ
A7
VSS
XT
AL
VDD
SYN
EX
T
A
L
VS
S
VDD
XF
C
VDD
VS
S
CL
K
O
UT
IP
E
/DS
O
IF
E
T
CH
/DS
I
FR
E
Z
E
/Q
U
O
T
B
KPT
/DS
C
LK
TS
TM
E
/T
S
C
RESE
T
HAL
T
BER
R
P
F
7
/IRQ7
P
F
6
/IRQ6
P
F
5
/IRQ5
P
F
4
/IRQ4
P
F
3
/IRQ3
P
F
2
/IRQ2
P
F
1
/IRQ1
P
F
0
/M
O
DCL
K
VD
D
MC68336
*NOTE: MC68336 REVISION D AND LATER (F60K AND LATER MASK SETS) HAVE ASSIGNED PINS 1 AND 160 AS “NO CONNECT”, TO ALLOW PIN COMPATIBILITY
WITH THE MC68376. FOR REVISION C (D65J MASK SET) DEVICES, PIN 1 IS VSS AND PIN 160 IS VDD.