参数资料
型号: TLC320AC02IPM
厂商: TEXAS INSTRUMENTS INC
元件分类: 模拟信号调理
英文描述: SPECIALTY ANALOG CIRCUIT, PQFP64
封装: GREEN, PLASTIC, QFP-64
文件页数: 70/86页
文件大小: 471K
代理商: TLC320AC02IPM
B–1
Appendix B
Secondary Communications
The function of the control bits DS15 and DS14 and the hardware terminals FC0 and FC1 are shown below.
Any combinational state of DS15, DS14, FC1, and FC0 not shown is ignored.
CONTROL FUNCTION OF SECONDARY COMMUNICATION
BITS
TERMINALS
DS15
DS14
FC1
FC0
0
Ignored
On the next falling edge of FS, the AIC receives DAC data D15 – D02 at DIN and
transmits the ADC data D15 – D00 from DOUT.
0
1
Ignored
On the next falling edge of the FS, the AIC receives DAC data D15 – D02 at DIN and
transmits the ADC data D15 – D00 from DOUT.
The phase adjustment is determined by the state of DS15 and DS14 such that on the
next rising edge of FS, the next ADC/DAC sampling time occurs later by the number
of MCLK periods determined by the value contained in the A
′ register. When the A′
register value is negative, FS occurs earlier.
1
0
Ignored
On the next falling edge of FS, the AIC receives DAC data D15 – D02 at DIN and
transmits the ADC data D15 – D00 from DOUT.
The phase adjustment is determined by the state of D01 and D00. On the next rising
edge of FS, the next ADC/DAC sampling time occurs earlier by the number of MCLK
periods determined by the value contained in the A
′ register. When the A′ register
value is negative, FS occurs later.
1
0
On the next falling edge of FS, the AIC receives DAC data D15 – D02 at DIN and
transmits the ADC data D15 – D00 from DOUT.
1
0
1
On the next falling edge of the FS, the AIC receives DAC data D15 – D02 at DIN and
transmits the ADC data D15 – D00 from DOUT.
The phase adjustment is determined by the state of FC1 and FC0 such that on the
next rising edge of FS, the next ADC/DAC sampling time occurs later by the number
of MCLK periods determined by the value contained in the A
′ register. When the A′
register value is negative, FS occurs earlier.
1
0
On the next falling edge of FS, the AIC receives DAC data D15 – D02 at DIN and
transmits the ADC data D15 – D00 from DOUT.
The phase adjustment is determined by the state of FC1 and FC0 such that on the
next rising edge of FS, the next ADC/DAC sampling time occurs earlier by the number
of MCLK periods determined by the value contained in the A
′ register. When the A′
register value is negative, FS occurs later.
1
On the next falling edge of FS, the AIC receives DAC data D15 – D02 at DIN and
transmits the ADC data D15 – D00 from DOUT.
相关PDF资料
PDF描述
TLC320AC02IFNR SPECIALTY ANALOG CIRCUIT, PQCC28
TLC320AD55CDW SPECIALTY ANALOG CIRCUIT, PDSO28
TLC320AD55CDWR SPECIALTY ANALOG CIRCUIT, PDSO28
TLC320AD57CDW 1-CH 18-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO28
TLC320AD57CDWR 1-CH 18-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO28
相关代理商/技术参数
参数描述
TLC320AC03CFNG4 制造商:Texas Instruments 功能描述:
TLC320AC03CFNR 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
TLC320AC03CPM 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
TLC320AD50 制造商:TI 制造商全称:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION
TLC320AD50C 制造商:Texas Instruments 功能描述: