参数资料
型号: TRK-MPC5634M
厂商: Freescale Semiconductor
文件页数: 33/122页
文件大小: 0K
描述: TRAK 5634M 144PN R2.1
设计资源: TRK-MPC5634M Schematic
标准包装: 1
系列: MPC56xx
类型: MCU
适用于相关产品: MPC5634M
所含物品: 板,线缆,CD,DVD
MPC5634M Microcontroller Data Sheet, Rev. 9
Overview
Freescale Semiconductor
18
— 32-bit microengine registers and 24-bit wide ALU, with 1 microcycle addition and subtraction, absolute value,
bitwise logical operations on 24-bit, 16-bit, or byte operands, single-bit manipulation, shift operations, sign
extension and conditional execution
— Additional 24-bit Multiply/MAC/Divide unit which supports all signed/unsigned Multiply/MAC combinations,
and unsigned 24-bit divide. The MAC/Divide unit works in parallel with the regular microcode commands
Resource sharing features support channel use of common channel registers, memory and microengine time:
— Hardware scheduler works as a “task management” unit, dispatching event service routines by predefined,
host-configured priority
— Automatic channel context switch when a “task switch” occurs, i.e., one function thread ends and another begins
to service a request from other channel: channel-specific registers, flags and parameter base address are
automatically loaded for the next serviced channel
— SPRAM shared between host CPU and eTPU2, supporting communication either between channels and host or
inter-channel
— Dual-parameter coherency hardware support allows atomic access to two parameters by host
Test and development support features:
— Nexus Class 1 debug, supporting single-step execution, arbitrary microinstruction execution, hardware
breakpoints and watchpoints on several conditions
— Software breakpoints
— SCM continuous signature-check built-in self test (MISC — multiple input signature calculator), runs
concurrently with eTPU2 normal operation
System enhancements
— Software watchdog with programmable timeout
— Real-time performance information
Channel enhancements
— Channels 1 and 2 can optionally drive angle clock hardware
Programming enhancements
— Engine relative addressing mode
2.2.14
eQADC
The enhanced queued analog to digital converter (eQADC) block provides accurate and fast conversions for a wide range of
applications. The eQADC provides a parallel interface to two on-chip analog to digital converters (ADC), and a single master
to single slave serial interface to an off-chip external device. Both on-chip ADCs have access to all the analog channels.
The eQADC prioritizes and transfers commands from six command conversion command ‘queues’ to the on-chip ADCs or to
the external device. The block can also receive data from the on-chip ADCs or from an off-chip external device into the six
result queues, in parallel, independently of the command queues. The six command queues are prioritized with Queue_0 having
the highest priority and Queue_5 the lowest. Queue_0 also has the added ability to bypass all buffering and queuing and abort
a currently running conversion on either ADC and start a Queue_0 conversion. This means that Queue_0 will always have a
deterministic time from trigger to start of conversion, irrespective of what tasks the ADCs were performing when the trigger
occurred. The eQADC supports software and external hardware triggers from other blocks to initiate transfers of commands
from the queues to the on-chip ADCs or to the external device. It also monitors the fullness of command queues and result
queues, and accordingly generates DMA or interrupt requests to control data movement between the queues and the system
memory, which is external to the eQADC.
The ADCs also support features designed to allow the direct connection of high impedance acoustic sensors that might be used
in a system for detecting engine knock. These features include differential inputs; integrated variable gain amplifiers for
increasing the dynamic range; programmable pull-up and pull-down resistors for biasing and sensor diagnostics.
The eQADC also integrates a programmable decimation filter capable of taking in ADC conversion results at a high rate,
passing them through a hardware low pass filter, then down-sampling the output of the filter and feeding the lower sample rate
相关PDF资料
PDF描述
REF191GSZ IC VREF SERIES PREC 2.048V 8SOIC
DEMO56F8014-EE BOARD DEMO FOR 56F8014
0210490222 CABLE JUMPER 1.25MM .152M 16POS
EVAL-AD7795EBZ BOARD EVAL FOR AD7795
VI-B1V-EY CONVERTER MOD DC/DC 5.8V 50W
相关代理商/技术参数
参数描述
TRK-USB-MPC5602P 功能描述:开发板和工具包 - 其他处理器 STRAKMiniUSB RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压:
TRK-USB-MPC5604B 功能描述:开发板和工具包 - 其他处理器 MiniUSB MPC5604B RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压:
TRK-USB-MPC5643L 功能描述:开发板和工具包 - 其他处理器 StarTrakMiniUSG MPC5643L RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压:
TRK-USB-S12G128 功能描述:开发板和工具包 - 其他处理器 S12G128 STRAKMiniUSB RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压:
TRL00317 制造商:Syracuse 功能描述: