- 您现在的位置：买卖IC网 > PDF目录199494 > TSPC603RMAB/Q6LC 32-BIT, 166 MHz, RISC PROCESSOR, CQFP240 PDF资料下载
参数资料
| 型号： | TSPC603RMAB/Q6LC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 166 MHz, RISC PROCESSOR, CQFP240 |
| 封装： | CERQUAD-240 |
| 文件页数： | 40/40页 |
| 文件大小： | 670K |
| 代理商： | TSPC603RMAB/Q6LC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页当前第40页
TSPC603r
in CERQUAD and MQUAD Packages
9/40
Table 4.Signal index
Signal name
Mnemonic
Signal function
Signal
type
Address Acknowledge
AACK
The address phase of a transaction is complete
Input
Address Bus Busy
ABB
If output, the 603r is the address bus master
If input, the address bus is in use
I/O
Address Bus Parity
AP[0-3]
If output, represents odd parity for each of 4 bytes of the physical
address for a transaction
If input, represents odd parity for each of 4 bytes of the physical address
for snooping operations
I/O
Address Parity Error
APE
Incorrect address bus parity detected on a snoop
Output
Address retry
ARTRY
If output, detects a condition in which a snooped address tenure must be
retried
If input, must retry the preceding address tenure
I/O
Bus grant
BG
May, with the proper qualification, assume mastership of the address bus
Input
Bus request
BR
Request mastership of the address bus
Output
Cache Inhibit
Cl
A single-beat transfer will not be cached
Output
Test Clock
CLK_OUT
Provides PLL clock output for PLL testing and monitoring
Output
Checkstop Input
CKSTP_IN
Must terminate operation by internally gating off all clocks, and release
all outputs
Input
Checkstop Output
CKSTP_OUT
Has detected a checkstop condition and has ceased operation
Output
Cache Set Entry
CSE[0-1]
Cache replacement set element for the current transaction reloading into
or writing out of the cache
Output
Data Bus Busy
DBB
If output, the 603r is the data bus master
If input, another device is bus master
I/O
Data Bus Disable
DBDIS
(For a write transaction) must release data bus and the data bus parity to
high impedance during the following cycle
Input
Data Bus Grant
DBG
May, with the proper qualification, assume mastership of the data bus
Input
Data Bus Write Only
DBW0
May run the data bus tenure
Input
Data Bus Parity
DP[0-7]
If output, odd parity for each of 8 bytes of data write transactions
If input, odd parity for each byte of read data
I/O
Data Parity Error
DPE
Incorrect data bus parity
Output
Data Retry
DRTRY
Must invalidate the data from the previous read operation
Input
Global
GBL
If output, a transaction is global
If input, a transaction must be snooped by the 603r
I/O
Hard Reset
HRESET
Initiates a complete hard reset operation
Input
Interrupt
INT
Initiates an interrupt if bit EE of MSR register is set
Input
LSSD_MODE
LSSD test control signal for factory use only
Input
L1_TSTCLK
LSSD test control signal for factory use only
Input
L2_TSTCLK
LSSD test control signal for factory use only
Input
Machine Check Inter-
rupt
MCP
Initiates a machine check interrupt operation if the bit ME of MSR regis-
ter and bit EMCP of HID0 register are set
Input
相关PDF资料 |
PDF描述 |
|---|---|
| TSPC860MHVGB/Q40B | 32-BIT, 40 MHz, MICROPROCESSOR, CBGA357 |
| TSPC860MHMZPB/Q40B | 32-BIT, 40 MHz, MICROPROCESSOR, PBGA357 |
| TS(X)PC860MHMZPU40B | 32-BIT, 40 MHz, MICROPROCESSOR, PBGA357 |
| TS(X)PC860MHMZPU/T50B | 32-BIT, 50 MHz, MICROPROCESSOR, PBGA357 |
| TS(X)PC860MHMZPB/Q50B | 32-BIT, 50 MHz, MICROPROCESSOR, PBGA357 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSPC603RMG10LC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC |
| TSPC603RMG12LC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC |
| TSPC603RMG14LC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC |
| TSPC603RMG6LC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC |
| TSPC603RMG8LC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC |
发布紧急采购，3分钟左右您将得到回复。