- 您现在的位置：买卖IC网 > PDF目录275205 > V58C2128804SBT5B (PROMOS TECHNOLOGIES INC) 16M X 8 DDR DRAM, 0.65 ns, PDSO66 PDF资料下载
参数资料
| 型号： | V58C2128804SBT5B |
| 厂商： | PROMOS TECHNOLOGIES INC |
| 元件分类： | DRAM |
| 英文描述： | 16M X 8 DDR DRAM, 0.65 ns, PDSO66 |
| 封装： | 0.400 X 0.875 INCH, PLASTIC, MS-024FC, TSOP2-66 |
| 文件页数： | 21/62页 |
| 文件大小： | 977K |
| 代理商： | V58C2128804SBT5B |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页
28
V58C2128(804/404/164)SB Rev. 1.1 March 2004
ProMOS TECHNOLOGIES
V58C2128(804/404/164)SB
Command
CKEn-1
CKEn
CS
RAS
CAS
WE
ADDR
A10/
AP
BA
Note
H
X
LLLL
OP code
1,2
H
X
LLLL
1,2
Device Deselect
HX
H
XXX
X1
No
L
H
Bank Active
H
X
L
H
RA
V
1
Read
H
X
LHLH
CA
L
V
1
Read with Autoprecharge
H1,3
Write
HX
L
H
L
CA
L
V
1
Write with Autoprecharge
H1,4
Precharge All Banks
HX
L
H
L
X
HX
1,5
Precharge selected Bank
LV
1
Read Burst Stop
H
X
L
H
L
X
1
Auto
H
LLL
H
X
1
Self Refresh
Entry
H
L
LLL
H
X
1
Exit
L
H
XXX
1
L
HHH
Precharge Power
Down Mode
Entry
H
L
H
XXX
X
1
L
HHH
1
Exit
L
H
XXX
1
L
HHH
1
Active Power
Down Mode
Entry
H
L
H
XXX
X
1
L
VVV
1
Exit
L
H
X
1
Note :
1. LDM/UDM states are Don’t Care. Refer to below Write Mask Truth Table.
2. OP Code(Operand Code) consists of A0~A11 and BA0~BA1 used for Mode Register setting during Extended MRS or MRS.
Before entering Mode Register Set mode, all banks must be in a precharge state and MRS command can be issued after tRP
period from Prechagre command.
3. If a Read with Autoprecharge command is detected by memory component in CK(n), then there will be no command presented
to activated bank until CK(n+BL/2+tRP).
4. If a Write with Autoprecharge command is detected by memory component in CK(n), then there will be no command presented
to activated bank until CK(n+BL/2+1+tDPL+tRP). Last Data-In to Prechage delay(tDPL) which is also called Write Recovery Time
(tWR) is needed to guarantee that the last data has been completely written.
5. If A10/AP is High when Precharge command being issued, BA0/BA1 are ignored and all banks are selected to be
precharged.
( H=Logic High Level, L=Logic Low Level, X=Don’t Care, V=Valid Data Input, OP Code=Operand Code, NOP=No Operation )
OP code
Refresh
Operation
Mode Register Set
Extended Mode Register Set
DDR SDRAM SIMPLIFIED COMMAND TRUTH TABLE
相关PDF资料 |
PDF描述 |
|---|---|
| V59C1256804QAUF25AE | 32M X 8 DDR DRAM, BGA68 |
| V59C1256808QAUF25 | 32M X 8 DDR DRAM, PBGA68 |
| V58C2256324SHUS4E | 8M X 32 DDR DRAM, PBGA60 |
| V58C2256404SHLH4I | 64M X 4 DDR DRAM, PBGA60 |
| V58C2256404SHUB4I | 64M X 4 DDR DRAM, PBGA60 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| V58C2256 | 制造商:MOSEL 制造商全称:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 256 Mbit DDR SDRAM |
| V58C2256164S | 制造商:MOSEL 制造商全称:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 256 Mbit DDR SDRAM |
| V58C2256324SAB30 | 制造商:Marvell 功能描述:Marvell V58C2256324SAB30 |
| V58C2256324SAB33 | 制造商:Marvell 功能描述:Marvell V58C2256324SAB33 |
| V58C2256324SAB36 | 制造商:Marvell 功能描述:Marvell V58C2256324SAB36 |
发布紧急采购，3分钟左右您将得到回复。