- 您现在的位置：买卖IC网 > PDF目录141434 > W25Q128BVFIG (WINBOND ELECTRONICS CORP) 128M X 1 SPI BUS SERIAL EEPROM, PDSO16 PDF资料下载
参数资料
| 型号： | W25Q128BVFIG |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | PROM |
| 英文描述： | 128M X 1 SPI BUS SERIAL EEPROM, PDSO16 |
| 封装： | 0.300 INCH, GREEN, SOIC-16 |
| 文件页数： | 18/74页 |
| 文件大小： | 855K |
| 代理商： | W25Q128BVFIG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页
W25Q128BV
Publication Release Date: April 01, 2011
- 25 -
Revision E
(IO
1)
To complete the Write Status Register instruction, the /CS pin must be driven high after the eighth or
sixteenth bit of data that is clocked in. If this is not done the Write Status Register instruction will not be
executed. If /CS is driven high after the eighth clock (compatible with the 25X series) the CMP and QE bits
will be cleared to 0.
During non-volatile Status Register write operation (06h combined with 01h), after /CS is driven high, the
self-timed Write Status Register cycle will commence for a time duration of tW (See AC Characteristics).
While the Write Status Register cycle is in progress, the Read Status Register instruction may still be
accessed to check the status of the BUSY bit. The BUSY bit is a 1 during the Write Status Register cycle
and a 0 when the cycle is finished and ready to accept other instructions again. After the Write Status
Register cycle has finished, the Write Enable Latch (WEL) bit in the Status Register will be cleared to 0.
During volatile Status Register write operation (50h combined with 01h), after /CS is driven high, the
Status Register bits will be refreshed to the new values within the time period of tSHSL2 (See AC
Characteristics). BUSY bit will remain 0 during the Status Register bit refresh period.
Please refer to 7.1 for detailed Status Register Bit descriptions. Factory default for all status Register bits
are 0.
/CS
CLK
DI
(IO
0)
DO
Mode 0
Mode 3
0
1
2
3
4
5
6
7
Instruction (01h)
High Impedance
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
7
6
5
4
3
2
1
0
15
14
13
12
11
10
9
8
Status Register 1 in
Status Register 2 in
Mode 0
Mode 3
**
= MSB
*
Figure 8. Write Status Register Instruction Sequence Diagram
相关PDF资料 |
PDF描述 |
|---|---|
| W7NCF08GH10ISBEG | 512M X 16 FLASH 3.3V PROM CARD, 150 ns, UUC |
| W7NCF08GH10ISBFG | 512M X 16 FLASH 3.3V PROM CARD, 150 ns, UUC |
| W7NCF08GH31CS4JG | 512M X 16 FLASH 3.3V PROM CARD, 150 ns, UUC |
| W7NCF08GH31CS6EG | 512M X 16 FLASH 3.3V PROM CARD, 150 ns, UUC |
| W7NCF128H21CS3HG | 8M X 16 FLASH 3.3V PROM CARD, 150 ns, UUC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W25Q128BVFIP | 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 128M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q128FV | 制造商:WINBOND 制造商全称:Winbond 功能描述:SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI |
| W25Q128FVAIG | 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 128M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI |
| W25Q128FVAIP | 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 128M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI |
| W25Q128FVAIQ | 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 128M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI |
发布紧急采购，3分钟左右您将得到回复。