参数资料
型号: W83L951DG
厂商: Nuvoton Technology Corporation of America
文件页数: 108/112页
文件大小: 0K
描述: IC EMBEDDED CNTRLR 128-LQFP
标准包装: 90
系列: W83
核心处理器: 8051
芯体尺寸: 8-位
速度: 24MHz
连通性: 主机接口,PS/2,SMBus,UART/USART
外围设备: PWM,WDT
输入/输出数: 104
程序存储器容量: 64KB(64K x 8)
程序存储器类型: 闪存
RAM 容量: 2K x 8
电压 - 电源 (Vcc/Vdd): 3 V ~ 3.6 V
数据转换器: A/D 8x10b; D/A 2x8b
振荡器型: 外部
工作温度: 0°C ~ 70°C
封装/外壳: 128-LQFP
包装: 托盘
W83L951DG/W83L951FG
Publication Release Date: August 2006
- 91 -
Revision 1.0
6.17.5 Write Operation Status
6.17.5.1
DQ7: Data Polling
The W39L040 device features Data Polling as a method to indicate to the host that the embedded
algorithms are in progress or completed.
During the Embedded Program Algorithm, an attempt to read the device will produce the complement
of the data last written to DQ7. Upon completion of the Embedded Program Algorithm, an attempt to
read the device will produce the true data last written to DQ7.
During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the DQ7
output.
Upon completion of the Embedded Erase Algorithm, an attempt to read the device will produce
a "1" at the DQ7 output. For chip erase, the Data Polling is valid after the rising edge of the sixth pulse
in the six #WE write pulse sequences. For sector erase, the Data Polling is valid after the last rising
edge of the sector erase #WE pulse. Data Polling must be performed at sector addresses within any
of the sectors being erased. Otherwise, the status may not be valid.
Just prior to the completion of Embedded Algorithm operations DQ7 may change asynchronously
while the output enable (#OE) is asserted low. This means that the device is driving status information
on DQ7 at one instant of time and then that byte
′s valid data at the next instant of time. Depending on
when the system samples the DQ7 output, it may read the status or valid data. Even if the device has
completed the Embedded Algorithm operations and DQ7 has a valid data, the data outputs on DQ0–
DQ6 may be still invalid. The valid data on DQ0
DQ7 will be read on the successive read attempts.
The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded
Erase Algorithm, or sector erase time-out (see "Command Definitions").
6.17.5.2
DQ6: Toggle Bit
The Flash also features the "Toggle Bit" as a method to indicate to the host system that the embedded
algorithms are in progress or completed.
During an Embedded Program or Erase Algorithm cycle, successive attempts to read (#OE toggling)
data from the device at any address will result in DQ6 toggling between one and zero. Once the
Embedded Program or Erase Algorithm cycle is completed, DQ6 will stop toggling and valid data will
be read on the next successive attempt. During programming, the Toggle Bit is valid after the rising
edge of the fourth #WE pulse in the four write pulse sequence. For chip erase, the Toggle Bit is valid
after the rising edge of the sixth #WE pulse in the six write pulse sequence. For sector/page erase, the
Toggle Bit is valid after the last rising edge of the sector/page erase #WE pulse. The Toggle Bit is
active during the sector/page erase time-out.
Either #CE or #OE toggling will cause DQ6 to toggle.
相关PDF资料
PDF描述
X90100M8IZT1 IC DIGITAL CAPACITOR NV 8-MSOP
X9015WS8T1 IC XDCP SGL 32-TAP 10K 8-SOIC
X9110TV14I-2.7 IC XDCP SGL 1024TAP 100K 14TSSOP
X9111TV14I-2.7T1 IC XDCP SGL 1024TAP 100K 14TSSOP
X9116WS8T2 IC XDCP 16-TAP 10K CMOS 8-SOIC
相关代理商/技术参数
参数描述
W83L951FG 制造商:WINBOND 制造商全称:Winbond 功能描述:Mobile Keyboard and Embedded Controller
W84032K05M010 制造商:Woodhead Molex 功能描述:
W8413G38FT 制造商:Dynatech 功能描述:28v
W8-413G38FT 制造商:Dynatech 功能描述:28v
W84601 制造商:Performance Tool 功能描述:16 Blade Mini Feeler Gauge 制造商:PERFORMANCE TOOLS 功能描述:MINI FEELER GAUGE