- 您现在的位置：买卖IC网 > PDF目录1971 > W83L951DG (Nuvoton Technology Corporation of America)IC EMBEDDED CNTRLR 128-LQFP PDF资料下载
参数资料
| 型号： | W83L951DG |
| 厂商： | Nuvoton Technology Corporation of America |
| 文件页数： | 60/112页 |
| 文件大小： | 0K |
| 描述： | IC EMBEDDED CNTRLR 128-LQFP |
| 标准包装： | 90 |
| 系列： | W83 |
| 核心处理器： | 8051 |
| 芯体尺寸： | 8-位 |
| 速度： | 24MHz |
| 连通性： | 主机接口，PS/2，SMBus，UART/USART |
| 外围设备： | PWM，WDT |
| 输入/输出数： | 104 |
| 程序存储器容量： | 64KB（64K x 8） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 2K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 3 V ~ 3.6 V |
| 数据转换器： | A/D 8x10b; D/A 2x8b |
| 振荡器型： | 外部 |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 128-LQFP |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页当前第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页
W83L951DG/W83L951FG
Publication Release Date: August 2006
- 47 -
Revision 1.0
Bit 4: Transmitter Busy (XMIT_BUSY)
When high, the XMIT_BUSY bit is a status bit indicating that the PS2 channel is actively transmitting
data to the PS2 peripheral device. Writing to the Transmit Register whether the channel ready to
transmit will cause the XMIT_BUSY bit to assert and remain asserted until one of the following
conditions occur and an Interrupt is generated..
The falling edge of the 11th CLK; upon a Transmit Timeout condition (XMIT_TIMEOUT goes high);
Upon the PS2_T/R bit being written to 0.
Upon the PS2_EN bit being written to 0.
Note: An interrupt is generated on the high to low transition of XMIT_BUSY.
Bit 3: Framing Error (FE)
When receiving data the stop bit is clocked in on the falling edge of the 11th CLK edge. If the channel
has been set to expect either a high or low stop bit and the 11th bit is contrary to the expected stop
polarity, then the FE and REC_TIMEOUT bits are set following the falling edge of the 11th CLK edge
and an Interrupt is generated. Writing high will clear this bit.
Bit 2: Parity Error (PE)
When receiving data the parity bit is clocked in on the falling edge of the 10th CLK edge. If the channel
has been set to expect either even or odd parity and the 10th bit is contrary to the expected parity,
then the PE and REC_TIMEOUT bits are set following the falling edge of the 10th CLK edge and an
Interrupt is generated. Writing high will clear this bit.
Bit 1: Receiver Timeout (REC_TIMEOUT)
Under PS2 automatic operation, PS2_EN=1, this bit is set on one of 4 receive error conditions, and in
addition the Channel’s CLK line is automatically pulled low and held for a period of 300us following
assertion of the REC_TIMEOUT bit:
When the receiver bit time (time between falling edges) exceeds 300us(Input clock=24MHz) or
600us(Input clock=12MHz).
If the time from the 1st (start, falling edge) bit to the 10th (stop, falling edge) bit exceeds 2ms.
On a receive parity error along with the parity error (PE) bit.
On a receive framing error due to an incorrect STOP bit along with the framing error (FE) bit. Writing
high will clear this bit.
Note: An Interrupt is generated on the low to high transition of the REC_TIMEOUT bit.
Bit 0: Data Ready (RDATA_RDY)
Receive Data Ready: Under normal operating conditions, this bit is set following the falling edge of the
11th clock given successful reception of a data byte from the PS/2 peripheral (i.e., no parity, framing,
or receive timeout errors) and indicates that the received data byte is available to be read from the
Receive Register. This bit may also be set in the event that the PS2_EN bit is cleared following the
10th CLK edge (see the PS2_EN bit description for further details). Writing high will clear this bit.
Note: An Interrupt is generated on the low to high transition of the RDATA_RDY bit.
相关PDF资料 |
PDF描述 |
|---|---|
| X90100M8IZT1 | IC DIGITAL CAPACITOR NV 8-MSOP |
| X9015WS8T1 | IC XDCP SGL 32-TAP 10K 8-SOIC |
| X9110TV14I-2.7 | IC XDCP SGL 1024TAP 100K 14TSSOP |
| X9111TV14I-2.7T1 | IC XDCP SGL 1024TAP 100K 14TSSOP |
| X9116WS8T2 | IC XDCP 16-TAP 10K CMOS 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W83L951FG | 制造商:WINBOND 制造商全称:Winbond 功能描述:Mobile Keyboard and Embedded Controller |
| W84032K05M010 | 制造商:Woodhead Molex 功能描述: |
| W8413G38FT | 制造商:Dynatech 功能描述:28v |
| W8-413G38FT | 制造商:Dynatech 功能描述:28v |
| W84601 | 制造商:Performance Tool 功能描述:16 Blade Mini Feeler Gauge 制造商:PERFORMANCE TOOLS 功能描述:MINI FEELER GAUGE |
发布紧急采购，3分钟左右您将得到回复。