- 您现在的位置：买卖IC网 > PDF目录68560 > W989D2CBJX6E (WINBOND ELECTRONICS CORP) 16M X 32 DDR DRAM, 5.4 ns, PBGA90 PDF资料下载
参数资料
| 型号： | W989D2CBJX6E |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | DRAM |
| 英文描述： | 16M X 32 DDR DRAM, 5.4 ns, PBGA90 |
| 封装： | 8 X 13 MM, 0.80 MM PITCH, HALOGEN FREE AND LEAD FREE, VFBGA-90 |
| 文件页数： | 24/67页 |
| 文件大小： | 1469K |
| 代理商： | W989D2CBJX6E |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页
W989D6CB / W989D2CB
512Mb Mobile LPSDR
Publication Release Date: Jun, 27, 2011
- 30 -
Revision A01-004
8.5.7 CAS Latency field (A6~A4)
This field specifies the number of clock cycles from the assertion of the Read command to the first data read. The minimum values of
CAS Latency depends on the frequency of CLK. The minimum value which satisfies the following formula must be set in this field.
A6
A5
A4
CAS Latency
0
1
0
2 clock
0
1
3 clock
Reserved bits (A7, A8, A10, A11, A12, BA0, BA1)
These bits are reserved for future operations. They must be set to 0 for normal operation.
Single Write mode (A9)
This bit is used to select the write mode. When the A9 bit is 0, Burst Read and Burst Write mode are selected. When the A9 bit is
1, Burst Read and Single Write mode are selected.
A9
Write Mode
0
Burst Read and Burst Write
1
Burst Read and Single Write
8.5.8 Mode Register Definition
A0
A3
A0
Addressing Mode
A0
0
A0
Sequential
A0
1
A0
Interleave
A0
A9
Single Write Mode
A0
0
A0
Burst read and Burst write
A0
1
A0
Burst read and single write
A0
A2
A1
A0
0
A0
0
1
A0
0
1
0
A0
0
1
A0
1
0
A0
1
0
1
A0
1
0
A0
1
A0
Burst Length
A0
Sequential
A0
Interleave
1
A0
1
A0
2
A0
2
A0
4
A0
4
A0
8
A0
8
A0
Reserved
A0
Reserved
A0
Full Page
A0
CAS Latency
A0
Reserved
2
A0
3
Reserved
A0
A6
A5
A4
A0
0
A0
0
1
0
A0
0
1
A0
1
0
A0
0
1
A0
A1
A2
A3
A4
A5
A6
Burst Length
Addressing Mode
CAS Latency
A8
Reserved
A0
A7
A0
A9
A0
Write Mode
A10
A0
A11
BA0
"0"
A0
Reserved
"0"
BA1
"0"
A12
Reserved
相关PDF资料 |
PDF描述 |
|---|---|
| W989D6CBGX7E | 32M X 16 DDR DRAM, 5.4 ns, PBGA54 |
| W99802G | SPECIALTY TELECOM CIRCUIT, PBGA184 |
| WAC-011-A | TRANSCEIVER, PQFP100 |
| WAC-011-A | TRANSCEIVER, PQFP100 |
| WAC-021-C | ATM SEGMENTATION AND REASSEMBLY DEVICE, PQFP240 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W989D2CBJX6I | 制造商:WINBOND 制造商全称:Winbond 功能描述:512Mb Mobile LPSDR |
| W989D2CBJX7E | 制造商:Winbond Electronics Corp 功能描述:DRAM Chip Mobile LPSDR SDRAM 512M-Bit 16Mx32 1.8V 90-Pin VFBGA |
| W989D2CBJX7G | 制造商:WINBOND 制造商全称:Winbond 功能描述:512Mb Mobile LPSDR |
| W989D2KBJX6E | 制造商:Winbond Electronics Corp 功能描述:IC LPSDR SDRAM 512MBIT 90VFBGA |
| W989D2KBJX6I | 制造商:Winbond Electronics Corp 功能描述:IC LPSDR SDRAM 512MBIT 90VFBGA |
发布紧急采购，3分钟左右您将得到回复。