- 您现在的位置：买卖IC网 > PDF目录68560 > W989D2CBJX6E (WINBOND ELECTRONICS CORP) 16M X 32 DDR DRAM, 5.4 ns, PBGA90 PDF资料下载
参数资料
| 型号： | W989D2CBJX6E |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | DRAM |
| 英文描述： | 16M X 32 DDR DRAM, 5.4 ns, PBGA90 |
| 封装： | 8 X 13 MM, 0.80 MM PITCH, HALOGEN FREE AND LEAD FREE, VFBGA-90 |
| 文件页数： | 6/67页 |
| 文件大小： | 1469K |
| 代理商： | W989D2CBJX6E |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页
W989D6CB / W989D2CB
512Mb Mobile LPSDR
Publication Release Date: Jun, 27, 2011
- 14 -
Revision A01-004
7. FUNCTION DESCRIPTION
7.1 Command Function
7.1.1Table 1. Truth Table
(Note (1) and (2) )
Symbol
Command
Device State
CKEn-1
CKEn
DQM(5)
BS0,
BS1
A10
Address
CS
RAS
CAS
WE
ACT
Bank Activate
Idle (3)
H
X
V
L
H
PRE
Bank Precharge
Any
H
X
V
L
X
L
H
L
PREA
Precharge All
Any
H
X
H
X
L
H
L
WRIT
Write
Active (3)
H
X
V
L
V
L
H
L
WRITA
Write with Auto Precharge
Active (3)
H
X
V
H
V
L
H
L
READ
Read
Active (3)
H
X
V
L
V
L
H
L
H
READA
Read with Auto Precharge
Active (3)
H
X
V
H
V
L
H
L
H
MRS
Mode Register Set
Idle
H
X
V
L
EMRS
Extended Mode Register
Set
Idle
H
X
V
L
NOP
No-Operation
Any
H
X
L
H
BST
Burst stop
Active (4)
H
X
L
H
L
DSL
Device Deselect
Any
H
X
H
X
AREF
Auto-Refresh
Idle
H
X
L
H
SELF
Self-Refresh Entry
Idle
H
L
X
L
H
SELEX
Self-Refresh Exit
Idle
(Self Refresh)
L
H
X
H
X
L
H
CSE
Clock Suspend Mode
Entry
Active
H
L
X
PD
Power Down Mode Entry
Idle/Active (6)
H
L
X
H
X
L
H
CSEX
Clock Suspend Mode Exit
Active
L
H
X
PDEX
Power Down Mode Exit
Any
(Power Down)
L
H
X
H
X
L
H
X
DE
Data Write/Output Enable
Active
H
X
L
X
DD
Data Write/Output Disable
Active
H
X
H
X
DPD
Deep Power Down Mode
Entry
Idle
H
L
X
L
H
L
DPDE
Deep Power Down Mode
Exit
Idle (DPD)
L
H
X
Note
1.
V = Valid, × = Don’t Care, L = Low level, H = High level
2.
CKEn signal is input level when commands are issued.
CKEn-1 signal is input level one clock cycle before the commands are issued.
3.
These are state designated by the BS0, BS1 signals.
4.
Device state is Full Page Burst operation.
5.
x32: DQM0-3, x16 : LDQM / UDQM
6.
Power Down Mode cannot entry in the burst cycle.
When this command assert in the burst cycle, device state is clock suspend mode.
相关PDF资料 |
PDF描述 |
|---|---|
| W989D6CBGX7E | 32M X 16 DDR DRAM, 5.4 ns, PBGA54 |
| W99802G | SPECIALTY TELECOM CIRCUIT, PBGA184 |
| WAC-011-A | TRANSCEIVER, PQFP100 |
| WAC-011-A | TRANSCEIVER, PQFP100 |
| WAC-021-C | ATM SEGMENTATION AND REASSEMBLY DEVICE, PQFP240 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W989D2CBJX6I | 制造商:WINBOND 制造商全称:Winbond 功能描述:512Mb Mobile LPSDR |
| W989D2CBJX7E | 制造商:Winbond Electronics Corp 功能描述:DRAM Chip Mobile LPSDR SDRAM 512M-Bit 16Mx32 1.8V 90-Pin VFBGA |
| W989D2CBJX7G | 制造商:WINBOND 制造商全称:Winbond 功能描述:512Mb Mobile LPSDR |
| W989D2KBJX6E | 制造商:Winbond Electronics Corp 功能描述:IC LPSDR SDRAM 512MBIT 90VFBGA |
| W989D2KBJX6I | 制造商:Winbond Electronics Corp 功能描述:IC LPSDR SDRAM 512MBIT 90VFBGA |
发布紧急采购，3分钟左右您将得到回复。