参数资料
型号: WBLXT975BHCA8
厂商: CORTINA SYSTEMS INC
元件分类: 网络接口
英文描述: DATACOM, ETHERNET TRANSCEIVER, PQFP160
封装: ROHS COMPLIANT, PLASTIC, MS-002DD-1, HQFP-160
文件页数: 14/76页
文件大小: 1004K
代理商: WBLXT975BHCA8
Fast Ethernet 10/100 Quad Transceivers — LXT974/LXT975
Datasheet
21
Only a transformer (1:1 on receive side, 2:1 on transmit side), load resistors, and bypass capacitors
are needed to complete this interface. Using Intel's patented waveshaping technology, the
transmitter pre-distorts the outgoing signal to reduce the need for external filters for EMI
compliance.
A 4k
Ω passive load is always present across the twisted-pair inputs. When enabled, the twisted-
pair inputs are actively biased to approximately 2.8V.
2.2.1.2
Fiber Interface
The LXT974/975 provides a PECL interface that complies with the ANSI X3.166 specification.
This interface is suitable for driving a fiber-optic coupler.
The twisted-pair pin assignments are remapped to support the PECL interface. The LXT974
supports both the twisted-pair and fiber interface on all four ports. The LXT975, optimized for TP
operation with dual-high RJ-45 connectors, provides dual interfaces on ports 1 and 3.
During 100BASE-FX operation, the FIBI pins receive differential PECL signals and the FIBO pins
produce differential PECL output signals.
Fiber ports cannot be enabled via auto-negotiation; they must be enabled via the Hardware Control
Interface or MDIO registers.
2.2.2
MII Interface
The LXT974/975 supports four standard MIIs (one per port). This interface consists of a data
interface and a management interface. The MII Data Interface passes data between the LXT974/
975 and one or more Media Access Controllers (MACs). Separate signals are provided for
transmit and receive. This interface operates at either 10 Mbps or 100 Mbps. The speed is set
automatically, once the operating conditions of the network link have been determined.
Nine signals are used to pass received data to the MAC: RXD<3:0>, RX_CLK, RX_DV, RX_ER,
COL and CRS. Seven signals are used to transmit data from the MAC: TXD<3:0>, TX_CLK,
TX_EN, and TX_ER.
2.2.2.1
MII Data Interface
Figure 6 shows the data portion of the MII interface. Separate channels are provided for
transmitting data from the MAC to the LXT974/975 (TXD), and for receiving data (RXD) from the
line.
Each channel has its own clock, data bus, and control signals. The LXT974/975 supplies both
clock signals as well as separate outputs for carrier sense and collision. Data transmission across
the MII is implemented in 4-bit-wide nibbles.
Tristating the MII
The LXT974/975 asserts RX_DV, RXD, RX_CLK and RX_ER as soon as it receives a packet from
the network. When TRSTEn is High, the associated port output signals are tristated.
相关PDF资料
PDF描述
WBLXT974BHCA8 DATACOM, ETHERNET TRANSCEIVER, PQFP160
WBLXT974BHCA8 DATACOM, ETHERNET TRANSCEIVER, PQFP160
WBLXT9785EHC.C2V DATACOM, INTERFACE CIRCUIT, PQFP208
WBLXT9785EHC.D0-865110 DATACOM, INTERFACE CIRCUIT, PQFP208
WBLXT9785EHC.D0-865111 DATACOM, INTERFACE CIRCUIT, PQFP208
相关代理商/技术参数
参数描述
WBLXT9785EHC.D0865110 功能描述:IC TXRX 8PORT ETHERNET 208-HQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
WBLXT9785EHC.D0-865110 制造商:Cortina Systems Inc 功能描述:PHY 8-CH 10Mbps/100Mbps 208-Pin PQFP
WBLXT9785EHC.D0-865111 制造商:Cortina Systems Inc 功能描述:PHY 8-CH 10Mbps/100Mbps 208-Pin PQFP
WBLXT9785HC.D0 功能描述:IC TXRX 8PORT ETHERNET 208-HQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
WBLXT9785HC.D0-865112 功能描述:TXRX ETH OCT LP COMM 208-HQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:收发器 驱动器/接收器数:1/1 规程:RS422,RS485 电源电压:4.75 V ~ 5.25 V 安装类型:通孔 封装/外壳:8-DIP(0.300",7.62mm) 供应商设备封装:8-PDIP 包装:管件 产品目录页面:1402 (CN2011-ZH PDF)