- 您现在的位置：买卖IC网 > PDF目录68561 > WBLXT975BHCA8 (CORTINA SYSTEMS INC) DATACOM, ETHERNET TRANSCEIVER, PQFP160 PDF资料下载
参数资料
| 型号： | WBLXT975BHCA8 |
| 厂商： | CORTINA SYSTEMS INC |
| 元件分类： | 网络接口 |
| 英文描述： | DATACOM, ETHERNET TRANSCEIVER, PQFP160 |
| 封装： | ROHS COMPLIANT, PLASTIC, MS-002DD-1, HQFP-160 |
| 文件页数： | 16/76页 |
| 文件大小： | 1004K |
| 代理商： | WBLXT975BHCA8 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
Fast Ethernet 10/100 Quad Transceivers — LXT974/LXT975
Datasheet
23
Carrier Sense
Carrier sense (CRS) is an asynchronous output. It is always generated when a packet is received
from the line and in some modes when a packet is transmitted.
On transmit, CRS is asserted on a 10 Mbps or 100 Mbps half-duplex link. Carrier sense is not
generated on transmit when the link is operating in full-duplex mode.
Usage of CRS for Interframe Gap (IFG) timing is not recommended for the following reasons:
De-assertion time for CRS is slightly longer than assertion time. This causes IFG intervals to
appear somewhat shorter to the MAC than it actually is on the wire.
CRS de-assertion is not aligned with TX_EN de-assertion on transmit loopbacks in half-
duplex mode.
Operational Loopback
Operational loopback is provided for 10 Mbps half-duplex links when bit 19.11 = 0. Data
transmitted by the MAC is looped back on the receive side of the MII. Operational loopback is not
provided for 100 Mbps links, full-duplex links, or when 19.11 = 1.
Test Loopback
A test loopback function is provided for diagnostic testing of the LXT974/LXT975. During test
loopback, twisted-pair and fiber interfaces are disabled. Data transmitted by the MAC is internally
looped back by the LXT974/975 and returned to the MAC.
Test loopback is available for 100TX, 100FX, and 10T operation. Test loopback is enabled by
setting bit 0.14 = 1, bit 0.8 = 1 (full-duplex), and bit 0.12 = 0 (disable auto-negotiation). The
desired mode of operation for test loopback is set using bits 0.13 and 19.2 as shown in Table 13.
Loopback paths for the three modes of operation are shown in Figure 7.
Table 13. Test Loopback Operation
Mode of Operation
Bit
19.2
0.13
10T Test Loopback
0
100TX Test Loopback
0
1
100FX Test Loopback
1
1. Bit 0.14 = 1, bit 0.8 = 1, and 0.12 = 0 must also be set to enable Test Loopback.
相关PDF资料 |
PDF描述 |
|---|---|
| WBLXT974BHCA8 | DATACOM, ETHERNET TRANSCEIVER, PQFP160 |
| WBLXT974BHCA8 | DATACOM, ETHERNET TRANSCEIVER, PQFP160 |
| WBLXT9785EHC.C2V | DATACOM, INTERFACE CIRCUIT, PQFP208 |
| WBLXT9785EHC.D0-865110 | DATACOM, INTERFACE CIRCUIT, PQFP208 |
| WBLXT9785EHC.D0-865111 | DATACOM, INTERFACE CIRCUIT, PQFP208 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| WBLXT9785EHC.D0865110 | 功能描述:IC TXRX 8PORT ETHERNET 208-HQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) |
| WBLXT9785EHC.D0-865110 | 制造商:Cortina Systems Inc 功能描述:PHY 8-CH 10Mbps/100Mbps 208-Pin PQFP |
| WBLXT9785EHC.D0-865111 | 制造商:Cortina Systems Inc 功能描述:PHY 8-CH 10Mbps/100Mbps 208-Pin PQFP |
| WBLXT9785HC.D0 | 功能描述:IC TXRX 8PORT ETHERNET 208-HQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) |
| WBLXT9785HC.D0-865112 | 功能描述:TXRX ETH OCT LP COMM 208-HQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:收发器 驱动器/接收器数:1/1 规程:RS422，RS485 电源电压:4.75 V ~ 5.25 V 安装类型:通孔 封装/外壳:8-DIP（0.300"，7.62mm） 供应商设备封装:8-PDIP 包装:管件 产品目录页面:1402 (CN2011-ZH PDF) |
发布紧急采购，3分钟左右您将得到回复。