参数资料
型号: WJLXT971ALE.A4-857346
厂商: CORTINA SYSTEMS INC
元件分类: 网络接口
英文描述: DATACOM, ETHERNET TRANSCEIVER, PQFP64
封装: 10 X 10 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, LQFP-64
文件页数: 27/80页
文件大小: 931K
代理商: WJLXT971ALE.A4-857346
Page 33
Cortina Systems LXT972A Single-Port 10/100 Mbps PHY Transceiver
LXT972A PHY
Datasheet
249186, Revision 5.2
13 September 2007
5.6 MII Operation
5.6.4
Carrier Sense
Carrier Sense (CRS) is an asynchronous output.
CRS is always generated when the LXT972A PHY receives a packet from the line.
CRS is also generated when the LXT972A PHY is in half-duplex mode when a packet
is transmitted.
Table 14 summarizes the conditions for assertion of carrier sense, data loopback, and
collision signals. Carrier sense is not generated when a packet is transmitted and in full-
duplex mode.
.
5.6.5
Error Signals
When the LXT972A PHY is in 100 Mbps mode and receives an invalid symbol from the
network, it asserts RX_ER and drives “0101” on the RXD pins.
When the MAC asserts TX_ER, the LXT972A PHY drives “H” symbols out on the TPFOP/
N pins.
5.6.6
Collision
The LXT972A PHY asserts its collision signal asynchronously to any clock whenever the
line state is half-duplex and the transmitter and receiver are active at the same time.
Table 14 summarizes the conditions for assertion of carrier sense, data loopback, and
collision signals.
5.6.7
Loopback
The LXT972A PHY provides the following loopback functions:
Figure 10 shows LXT972A PHY operational and test loopback paths. (An internal digital
loopback path is not shown.) For more information on loopback functions, see Table 14,
Table 14
Carrier Sense, Loopback, and Collision Conditions
Speed
Duplex Condition
Carrier Sense
Test
Loop-
back1, 2
Operational
Loop-
back1, 2
Collision
100 Mbps
Full-Duplex
Receive Only
Yes
No
None
Half-Duplex
Transmit or Receive
No
Transmit and Receive
10 Mbps
Full-Duplex
Receive Only
Yes
No
None
Half-Duplex,
register bit 16.8 = 0
Transmit or Receive
Yes
Transmit and Receive
Half-Duplex,
register bit 16.8 = 1
Transmit or Receive
No
Transmit and Receive
1. Test Loopback is enabled when register bit 0.14 = 1.
2. For descriptions of Test Loopback and Operational Loopback, see Section 5.6.7, Loopback, on page 33.
相关PDF资料
PDF描述
WJLXT972ALC.A4-857341 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT972ALC.A4-857345 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT971ALC.A4SE000 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT971ALC.A4SE001 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT971ALE.A4SE000 DATACOM, ETHERNET TRANSCEIVER, PQFP64
相关代理商/技术参数
参数描述
WJLXT971CA4 制造商:Intel 功能描述:
WJLXT972ALC.A4 功能描述:IC TRANS 3.3V ETHERNET 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP(0.300",7.62mm) 供应商设备封装:16-PDIP 包装:管件
WJLXT972ALC.A4 S E001 制造商:Intel 功能描述:PHY 1-CH 10Mbps/100Mbps 64-Pin LQFP T/R
WJLXT972ALC.A4-857341 功能描述:TXRX ETH 10/100 SGL PORT 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:收发器 驱动器/接收器数:1/1 规程:RS422,RS485 电源电压:4.75 V ~ 5.25 V 安装类型:通孔 封装/外壳:8-DIP(0.300",7.62mm) 供应商设备封装:8-PDIP 包装:管件 产品目录页面:1402 (CN2011-ZH PDF)
WJLXT972ALC.A4-857345 功能描述:TXRX ETH 10/100 SGL PORT 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1 系列:- 类型:线路收发器 驱动器/接收器数:5/3 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC 包装:Digi-Reel® 产品目录页面:918 (CN2011-ZH PDF) 其它名称:296-25096-6